NXP Semiconductors LPC1317FBD64,551
- Part No.:
- LPC1317FBD64,551
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
LPC1317FBD64,551.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:235
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1317FBD64,551 from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller designed for embedded control applications requiring USB connectivity, analog sensing, and low-power operation. It operates at up to 72 MHz, integrates 64 kB flash, 8 kB SRAM, an 8-channel 12-bit ADC (500 kSamples/s), two SSP interfaces, one I²C-bus (Fast-mode Plus, 1 Mbit/s), and a USART with RS-485/ISO 7816 smart card support - deployed in handheld scanners and industrial USB peripherals.
For engineers reviewing the LPC1317FBD64,551 datasheet, LPC1317FBD64,551 pinout, LPC1317FBD64,551 application, or LPC1317FBD64,551 equivalent, key selection criteria include LQFP64 package compatibility, absence of on-chip USB device controller (distinguishing it from LPC1347 variants), 51 GPIO capability, and support for Deep power-down wake-up via dedicated WAKEUP pin (PIO0_16).
Technical Context
The LPC1317FBD64,551 implements the ARM Cortex-M3 r2p1 core with Harvard architecture, 3-stage pipeline, and integrated NVIC for deterministic interrupt handling. Its clock system combines a 1–25 MHz crystal oscillator, 12 MHz ±1% IRC, programmable PLL for CPU scaling, and a dedicated watchdog oscillator - enabling precise timing control across Sleep, Deep-sleep, Power-down, and Deep power-down modes.
Peripheral subsystems include four general-purpose timers (two 32-bit, two 16-bit) with capture/match functionality, configurable GPIO with glitch filtering and high-current drivers (20 mA sink/source), and memory-mapped I/O control via IOCON registers. The ADC supports single/dual conversion modes with hardware averaging, while serial interfaces operate independently with FIFO buffering and protocol-specific signal routing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 r2p1, 72 MHz max - enables real-time deterministic execution with low-latency interrupt response. |
| Memory | 64 kB flash (256-byte page erase), 8 kB SRAM - sufficient for firmware + data buffers in USB-connected sensor nodes. |
| ADC | 12-bit, 8-channel, 500 kSamples/s - supports high-resolution analog monitoring in medical or industrial feedback loops. |
| I²C Bus | Fast-mode Plus compliant, 1 Mbit/s - allows fast communication with high-density EEPROMs or sensors without bus contention. |
| GPIO | 51 pins, 8 with programmable glitch filter, 20 mA drive - enables direct LED/relay control and noise-immune digital I/O in factory environments. |
| Power Modes | Sleep, Deep-sleep, Power-down, Deep power-down - reduces active current to µA range; wake-up via GPIO, timer, or USB activity. |
| Package | LQFP64 (10 × 10 × 1.4 mm) - provides robust thermal performance and PCB layout flexibility for industrial-grade assemblies. |
Pinout & Package
LQFP64 package: plastic low-profile quad flat package with 64 leads, body size 10 × 10 × 1.4 mm, lead pitch 0.5 mm, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / GPIO | Active-low reset with 20 ns glitch filter; also selects debug interface mode (JTAG vs SWD) during boot. |
| PIO0_16/AD5/CT32B1_MAT3/WAKEUP | GPIO / ADC input / Timer match / Wake-up | Dedicated Deep power-down wake-up pin; must be pulled HIGH to enter and LOW to exit deep sleep - critical for battery-powered devices. |
| VDDA / VREFN / VREFP | Analog supply / ADC reference | Isolated 3.3 V analog rail (VDDA) and differential reference inputs enable <1 LSB INL error in precision measurement applications. |
| XTALIN / XTALOUT | Clock oscillator interface | Supports 1–25 MHz crystals; internal failure detector ensures system clock integrity in mission-critical control systems. |
| PIO0_4/SCL & PIO0_5/SDA | I²C-bus interface | Open-drain pins supporting Fast-mode Plus (1 Mbit/s); high-current sink enabled only when Fast-mode Plus is configured in IOCON. |
Key Features
| Feature | Design Value |
|---|---|
| ARM Cortex-M3 NVIC | Hardware-accelerated nested interrupt handling with configurable priority levels - eliminates software polling overhead in multi-sensor systems. |
| Programmable Windowed Watchdog | Prevents runaway code with time-windowed refresh requirement - essential for fail-safe industrial controllers. |
| USB-free variant | No USB device controller or USB-specific pins (e.g., USB_DP/DM) - simplifies EMI design and reduces BOM cost where USB is unnecessary. |
| EEPROM emulation | 4 kB on-chip EEPROM with API support - enables reliable parameter storage without external serial EEPROM components. |
| Smart card interface | USART supports ISO 7816-3 asynchronous mode - permits integration into secure access terminals and payment peripherals. |
Applications
| Handheld Scanners | Industrial USB Peripherals |
|---|---|
Use Scenario: Portable barcode scanner with trigger button, laser diode driver, and host PC connection via USB-to-serial bridge. IC Role / Device Role / Timing Role: Main controller managing laser timing, image buffer, and UART-to-USB translation logic. Use Value: 51 GPIO support direct interfacing to scan engine, buttons, LEDs, and status indicators; 12-bit ADC monitors battery voltage and temperature. | Use Scenario: DIN-rail mounted USB-connected I/O module converting analog sensor signals (4–20 mA, thermocouple) to USB HID reports. IC Role / Device Role / Timing Role: Sensor interface MCU performing signal conditioning, calibration, and USB report generation. Use Value: 8-channel ADC with hardware averaging delivers stable readings; Deep power-down mode extends uptime in unpowered field deployments. |
| Medical Diagnostic Tools | RS-485 Industrial Controllers |
Use Scenario: Portable pulse oximeter with LED drivers, photodiode amplifier, and Bluetooth LE gateway via UART. IC Role / Device Role / Timing Role: Signal acquisition and preprocessing unit synchronizing LED pulsing and ADC sampling. Use Value: 500 kSamples/s ADC captures rapid photoplethysmogram waveforms; programmable glitch filter rejects EMI from switching power supplies. | Use Scenario: Programmable logic controller (PLC) slave node communicating over RS-485 network with master HMI. IC Role / Device Role / Timing Role: Protocol handler executing Modbus RTU framing and CRC validation on received packets. Use Value: USART with fractional baud rate generator ensures accurate timing across wide temperature ranges; 20 mA GPIO drives opto-isolator inputs directly. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1347FBD64 | Includes full-speed USB 2.0 device controller, second PLL for USB clocking, and USB-specific pins (USB_DP/DM/USB_VBUS). | Required for native USB device implementations (e.g., HID keyboard, CDC serial adapter); not drop-in compatible due to pinout and peripheral differences. | Select LPC1347FBD64 only when USB device functionality is mandatory and board layout accommodates additional USB routing and ESD protection. |
| LPC1313FBD48 | Smaller LQFP48 package (40 GPIO), 32 kB flash, no CT32B1 timer, reduced ADC channel count (6 channels). | Suitable for space-constrained designs with lower peripheral density; lacks CT32B1_CAP1 and CT16B1_CAP0 inputs available on LPC1317FBD64. | Choose LPC1313FBD48 for cost-sensitive, compact applications where 51 GPIO and dual 32-bit timers are unnecessary. |
Compared with LPC1347FBD64, the LPC1317FBD64,551 removes USB complexity and cost while retaining identical CPU performance, memory, and analog capabilities - making it optimal for non-USB embedded control. Versus LPC1313FBD48, it delivers 2x flash, +11 GPIO, and enhanced timer/ADC resources for scalable firmware development.
Availability
LPC1317FBD64,551 is available at Aetrix Electronics and suitable for industrial control, handheld scanners, and medical diagnostic tools requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for LPC1317FBD64,551 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC1300 series was engineered for cost-effective, low-power embedded control with rich analog and serial interface integration - targeting USB-peripheral, sensor-hub, and industrial automation applications where reliability and toolchain maturity are critical.
FAQ
What is the maximum operating frequency of the LPC1317FBD64,551?
The LPC1317FBD64,551 operates at a maximum CPU frequency of 72 MHz, achieved using either the internal 12 MHz ±1% IRC oscillator with PLL multiplication or an external 1–25 MHz crystal oscillator. This frequency is sustained across the full industrial temperature range (−40 °C to +85 °C) and 2.0 V to 3.6 V supply voltage, ensuring deterministic real-time performance in demanding embedded environments.
Does the LPC1317FBD64,551 include a USB interface?
No, the LPC1317FBD64,551 does not include a USB device controller or USB-specific pins (e.g., USB_DP, USB_DM). It belongs to the "no USB" variant group within the LPC1315/16/17 family, unlike the LPC1345/46/47 series. This omission reduces silicon cost and EMI sensitivity, making the LPC1317FBD64,551 ideal for applications relying on UART, SSP, or I²C for host communication instead of native USB.
How many analog-to-digital converter channels does the LPC1317FBD64,551 support?
The LPC1317FBD64,551 integrates a single 12-bit successive-approximation ADC with eight input channels (AD0–AD7), capable of sampling at up to 500 kSamples/s. Channel selection, trigger sources (timer match, software), and hardware averaging are fully configurable via the ADC register set - enabling high-fidelity sensor data acquisition in medical or industrial monitoring systems.
What debug interfaces are supported by the LPC1317FBD64,551?
The LPC1317FBD64,551 supports both JTAG and Serial Wire Debug (SWD) interfaces. Debug mode selection is controlled by the RESET/PIO0_0 pin state during power-on reset: LOW enables JTAG boundary scan, HIGH selects SWD. SWD uses only two pins (SWCLK and SWDIO), reducing debug footprint versus JTAG's five-pin requirement - beneficial for space-constrained PCB layouts.
What power-saving modes are available on the LPC1317FBD64,551?
The LPC1317FBD64,551 offers four reduced-power modes: Sleep, Deep-sleep, Power-down, and Deep power-down. In Deep power-down mode, current consumption drops to sub-µA levels, with wake-up possible only via the dedicated WAKEUP pin (PIO0_16). Other modes support wake-up from GPIO, timers, or USART activity - allowing flexible energy management across battery-powered and mains-operated applications.
LPC1317FBD64,551 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- LPC13xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- I2C, Microwire, SPI, SSI, SSP, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 51
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 10K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1317FBD64,551 FAQ
1.How can I place an order for LPC1317FBD64,551 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1317FBD64,551 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1317FBD64,551 reliable?
The price and inventory of LPC1317FBD64,551 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1317FBD64,551 is usually 5 days.
3.What payment methods are accepted for LPC1317FBD64,551?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1317FBD64,551 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1317FBD64,551?
LPC1317FBD64,551 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1317FBD64,551 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1317FBD64,551?
For technical support, including LPC1317FBD64,551 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1317FBD64,551 requirements.
6.How does Aetrix verify that LPC1317FBD64,551 is sourced from the original manufacturer or authorized distributors?
All LPC1317FBD64,551 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1317FBD64,551 meets industry standards.
7.What is the process for return or replacement of LPC1317FBD64,551?
All LPC1317FBD64,551 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1317FBD64,551, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1317FBD64,551 part is unused and in its original packaging.
Return procedure for LPC1317FBD64,551:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1317FBD64,551 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

