NXP Semiconductors LPC1345FBD48,151
- Part No.:
- LPC1345FBD48,151
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
LPC1345FBD48,151.pdf
- Description:
- IC MCU 32BIT 32KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:173
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1345FBD48,151 from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller designed for USB-connected embedded systems, featuring 32 kB flash, 8 kB SRAM, 2 kB EEPROM, full-speed USB 2.0 device controller with on-chip ROM driver library, and an 8-channel 12-bit ADC sampling at up to 500 kSamples/s - deployed in USB audio devices and industrial control interfaces.
For engineers reviewing the LPC1345FBD48,151 datasheet, LPC1345FBD48,151 pinout, LPC1345FBD48,151 application, or LPC1345FBD48,151 equivalent, key selection criteria include USB device stack support in boot ROM, 40 GPIO pins in LQFP48 package, dual SSP interfaces, I²C Fast-mode Plus (1 Mbit/s), and wake-up capability from Deep power-down via dedicated WAKEUP pin (PIO0_16).
Technical Context
The LPC1345FBD48,151 implements an ARM Cortex-M3 r2p1 core with Harvard architecture, 3-stage pipeline, and integrated NVIC for deterministic interrupt handling. It supports two independent PLLs: one for CPU clocking (up to 72 MHz) and a dedicated USB PLL for precise 48 MHz timing - critical for jitter-sensitive USB audio endpoints.
Its peripheral set includes a programmable Windowed Watchdog Timer (WWDT) with internal low-power WatchDog Oscillator (WDO), four general-purpose timers (two 16-bit, two 32-bit) with capture/match functionality, and a fractional baud rate generator in the USART supporting RS-485/ISO 7816 smart card modes - enabling robust fieldbus and secure peripheral interfacing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 r2p1, 72 MHz max operation - enables real-time signal processing and USB protocol stack execution without external co-processor. |
| Memory | 32 kB flash (256-byte page erase), 8 kB SRAM, 2 kB EEPROM - sufficient for firmware + configuration storage with ISP/IAP over USB or UART. |
| USB Interface | Full-Speed USB 2.0 device controller with ROM-based API - eliminates need for external USB PHY or firmware USB stack implementation. |
| Analog Input | 12-bit ADC, 8 channels, 500 kSamples/s - supports high-fidelity sensor acquisition in medical or industrial monitoring. |
| Digital I/O | 40 GPIO pins in LQFP48 package, 8 with programmable glitch filter, 20 mA sink/source on select pins - drives LEDs, relays, and level-shifted buses directly. |
| Serial Peripherals | 2 × SSP (SPI-compatible), 1 × I²C Fast-mode Plus (1 Mbit/s), 1 × USART with RS-485/9-bit/smart card support - enables multi-protocol fieldbus connectivity. |
| Power Modes | Four reduced-power modes (Sleep, Deep-sleep, Power-down, Deep power-down); wake-up via GPIO, USB activity, or WAKEUP pin - extends battery life in portable USB peripherals. |
Pinout & Package
LQFP48 package (SOT313-2), 7 × 7 × 1.4 mm body, 48 leads - compatible with standard PCB assembly processes and thermal management for industrial ambient conditions (−40 °C to +85 °C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / GPIO | Active-low reset with 20 ns glitch filter; also selects debug interface mode (JTAG vs SWD) during power-on. |
| PIO0_1/CLKOUT/CT32B0_MAT2 | GPIO / Clock output / Timer match | Configurable as system clock output or 32-bit timer 0 match channel - useful for clock synchronization or PWM generation. |
| PIO0_3/USB_VBUS | USB VBUS sense | Monitors USB host presence; enables automatic firmware reconfiguration when connected to USB host. |
| PIO0_6/USB_CONNECT/SCK0 | USB connect detect / SSP0 clock | Signals USB enumeration status to host; dual-function avoids pin count penalty in compact designs. |
| USB_DP / USB_DM | USB differential data pair | Full-speed USB 2.0 physical layer interface - requires 27 Ω series termination and proper PCB routing for EMI compliance. |
| PIO0_16/AD5/CT32B1_MAT3/WAKEUP | ADC input / Timer match / Wake-up | Dedicated Deep power-down wake-up pin with 50 ns pulse detection - enables ultra-low-power standby in battery-powered USB devices. |
Key Features
| Feature | Design Value |
|---|---|
| On-chip USB ROM driver | Eliminates external USB PHY and reduces firmware development time by providing certified USB device stack in boot ROM. |
| Dual SSP controllers | Enables concurrent SPI communication with multiple peripherals (e.g., display + sensor) without software arbitration overhead. |
| I²C Fast-mode Plus (1 Mbit/s) | Supports high-speed sensor or memory access while maintaining compatibility with legacy 400 kbit/s I²C devices. |
| Programmable Windowed Watchdog | Prevents runaway code in safety-critical applications by requiring periodic windowed refresh - not just simple timeout. |
| 16 kB boot ROM API | Provides callable functions for USB, EEPROM, flash IAP, and power control - simplifies firmware updates and low-level hardware abstraction. |
Applications
| USB Audio Interface | Industrial RS-485 Gateway |
|---|---|
|
Use Scenario: Compact USB headset or microphone adapter with analog audio path and digital control. IC Role / Device Role / Timing Role: USB device controller handles audio streaming; 12-bit ADC digitizes analog mic input; USART configures external codec. Use Value: On-chip USB ROM driver and 2 kB EEPROM store vendor descriptors and calibration data - no external memory required. |
Use Scenario: DIN-rail mounted converter linking Modbus RTU field devices to USB-connected SCADA host. IC Role / Device Role / Timing Role: USART operates in RS-485 half-duplex mode with automatic direction control; GPIO toggles DE/RE lines. Use Value: Fractional baud rate generator ensures precise 9600–115200 bps timing across temperature; 40 GPIO support isolation and status LED control. |
| Medical Sensor Hub | Handheld Barcode Scanner |
|
Use Scenario: Portable patient monitor aggregating temperature, pulse oximetry, and ECG signals before USB upload. IC Role / Device Role / Timing Role: 12-bit ADC samples multiple sensors simultaneously; USB transfers burst data; WDO monitors system health. Use Value: 500 kSamples/s ADC throughput supports oversampling for noise reduction; Deep power-down mode extends battery life between readings. |
Use Scenario: Battery-powered scanner reading 1D/2D barcodes and transmitting decoded data via USB HID interface. IC Role / Device Role / Timing Role: GPIO drives laser/illumination; SSP reads image sensor; USB HID class reports keystrokes to host. Use Value: High-current GPIO (20 mA sink/source) directly drives laser diode and illumination LEDs - no external drivers needed. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1347FBD48 | 64 kB flash, 4 SSP interfaces, USB device + host capability (OTG), same LQFP48 package | Required for applications needing larger firmware footprint, dual SSP slaves, or USB host-side enumeration | Select when future firmware expansion or USB OTG functionality is anticipated - maintains PCB layout compatibility. |
| LPC1343FBD48 | No USB controller, 32 kB flash, 8 kB SRAM, same core/peripherals except USB and USB PLL | Suitable for cost-sensitive non-USB applications like standalone sensor nodes or motor control | Choose where USB is unnecessary and BOM cost reduction is prioritized - identical pinout but missing USB_DP/DM pins. |
Compared with LPC1345FBD48,151, LPC1347FBD48 adds USB OTG and doubles flash capacity without changing footprint, while LPC1343FBD48 removes USB entirely to reduce unit cost - both retain identical GPIO count, ADC, and timer resources for seamless migration paths.
Availability
LPC1345FBD48,151 is available at Aetrix Electronics and suitable for USB audio devices, industrial RS-485 gateways, medical sensor hubs, and handheld barcode scanners requiring stable component supply across extended product lifecycles.
Supply support for LPC1345FBD48,151 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications - delivering high-integration MCUs with robust ecosystem support.
The LPC1300 series targets cost-effective, USB-enabled embedded control - designed for applications demanding low power, rich analog/digital peripherals, and certified USB device functionality without external components.
FAQ
Does LPC1345FBD48,151 support USB device enumeration without external firmware stack?
Yes. The LPC1345FBD48,151 includes a 16 kB boot ROM containing a certified USB device stack API. This allows full USB enumeration and class-compliant operation (e.g., HID, CDC, audio) using only the on-chip ROM driver - no external USB PHY or firmware stack is required. The LPC1345FBD48,151 leverages this to reduce BOM cost and accelerate time-to-market for USB peripherals.
What is the maximum ADC sampling rate achievable on LPC1345FBD48,151?
The LPC1345FBD48,151 features an 8-channel, 12-bit ADC capable of up to 500 kSamples/s under optimal conditions - achieved with single-channel continuous conversion and minimal setup overhead. This rate supports real-time sensor monitoring in medical and industrial applications. The LPC1345FBD48,151 ADC includes programmable sample time and burst mode for synchronized multi-channel acquisition.
Can LPC1345FBD48,151 operate in Deep power-down mode and wake via USB activity?
Yes. The LPC1345FBD48,151 supports wake-up from Deep power-down mode via USB port activity (VBUS detection or USB reset), in addition to GPIO and dedicated WAKEUP pin (PIO0_16). This enables ultra-low-power USB suspend/resume behavior - critical for battery-powered peripherals that must remain responsive to host connection. The LPC1345FBD48,151 integrates PMU logic to manage power state transitions automatically.
Is the I²C interface on LPC1345FBD48,151 compliant with Fast-mode Plus (1 Mbit/s)?
Yes. The LPC1345FBD48,151's I²C-bus interface fully supports Fast-mode Plus (1 Mbit/s) with multiple address recognition and monitor mode - verified in the official NXP datasheet Rev. 3. This allows high-speed communication with modern sensors and EEPROMs while maintaining backward compatibility with standard 400 kbit/s devices. The LPC1345FBD48,151 achieves this using configurable slew-rate control and high-current sink drivers on SCL/SDA pins.
How many GPIO pins are available on LPC1345FBD48,151 in the LQFP48 package?
The LPC1345FBD48,151 provides 40 general-purpose I/O pins in its LQFP48 package - confirmed in Table 2 of the NXP datasheet. These include 8 pins with programmable glitch filters, 8 configurable as edge/level-sensitive interrupts, and two with high-current drive (20 mA sink on P0_4/P0_5, 20 mA source on P0_7). All GPIOs support pull-up/pull-down, repeater mode, and pseudo open-drain operation - making the LPC1345FBD48,151 suitable for direct interface with diverse peripherals.
LPC1345FBD48,151 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-LQFP
- Series:
- LPC13xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- I2C, Microwire, SPI, SSI, SSP, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 40
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 10K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1345FBD48,151 FAQ
1.How can I place an order for LPC1345FBD48,151 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1345FBD48,151 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1345FBD48,151 reliable?
The price and inventory of LPC1345FBD48,151 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1345FBD48,151 is usually 5 days.
3.What payment methods are accepted for LPC1345FBD48,151?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1345FBD48,151 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1345FBD48,151?
LPC1345FBD48,151 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1345FBD48,151 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1345FBD48,151?
For technical support, including LPC1345FBD48,151 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1345FBD48,151 requirements.
6.How does Aetrix verify that LPC1345FBD48,151 is sourced from the original manufacturer or authorized distributors?
All LPC1345FBD48,151 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1345FBD48,151 meets industry standards.
7.What is the process for return or replacement of LPC1345FBD48,151?
All LPC1345FBD48,151 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1345FBD48,151, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1345FBD48,151 part is unused and in its original packaging.
Return procedure for LPC1345FBD48,151:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1345FBD48,151 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

