My Inquiry
My Account
NXP Semiconductors LPC1345FHN33,551
- Part No.:
- LPC1345FHN33,551
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 32-VQFN Exposed Pad
- Datasheet:
-
LPC1345FHN33,551.pdf
- Description:
- IC MCU 32BIT 32KB FLASH 32HVQFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,103
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1345FHN33 from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller designed for USB-enabled embedded control applications. It operates at up to 72 MHz, integrates 32 kB flash, 8 kB SRAM, 2 kB EEPROM, a full-speed USB 2.0 device controller with on-chip ROM driver library, and an 8-channel 12-bit ADC sampling at 500 kSamples/s. It targets compact, low-power USB peripherals such as handheld scanners and medical interface modules.
For engineers reviewing the LPC1345FHN33 datasheet, LPC1345FHN33 pinout, LPC1345FHN33 application, or LPC1345FHN33 equivalent, this page delivers verified technical context, HVQFN33 package mapping, USB-capable peripheral configuration, and validated alternative options for industrial and consumer USB device design.
Technical Context
The LPC1345FHN33 implements a Harvard-architecture ARM Cortex-M3 core with 3-stage pipeline, integrated NVIC, and dedicated USB PLL supporting precise 48 MHz clock generation independent of system PLL. Its memory subsystem includes 32 kB flash with 256-byte page erase, 8 kB SRAM, and 2 kB EEPROM accessed via on-chip API.
Digital peripherals include two SSP controllers (FIFO-enabled, multi-protocol), one Fast-mode Plus I²C-bus (1 Mbit/s), one RS-485/ISO 7816 USART, four general-purpose timers (up to 13 match outputs), and 26 GPIO pins with programmable glitch filtering, edge/level interrupts, and high-current drive (20 mA sink/source on select pins).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 r2p1, 72 MHz max operation with Harvard architecture and prefetch unit. |
| Memory | 32 kB flash (256-byte page erase), 8 kB SRAM, 2 kB EEPROM with on-chip API support. |
| USB Interface | Full-Speed USB 2.0 device controller with ROM-based driver library and dedicated USB PLL. |
| Analog | 12-bit ADC, 8 input channels, 500 kSamples/s max sampling rate. |
| Timers | Four general-purpose timers: two 32-bit (CT32B0/1), two 16-bit (CT16B0/1), totaling 13 match outputs and 8 capture inputs. |
| I/O & Connectivity | 26 GPIO pins (HVQFN33), two SSP, one Fast-mode Plus I²C (1 Mbit/s), one RS-485/9-bit USART with smart card support. |
| Power & Environment | Single 3.3 V supply (2.0–3.6 V), −40 °C to +85 °C operating range, four low-power modes including Deep power-down. |
Pinout & Package
HVQFN33 package: plastic thermal enhanced very thin quad flat package, no leads, 33 terminals, body 7 × 7 × 0.85 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / GPIO | Active-low external reset with 20 ns glitch filter; also debug mode select (LOW = JTAG, HIGH = SWD). |
| SWDIO/PIO0_15/AD4/CT32B1_MAT2 | Debug I/O / ADC / Timer | Serial Wire Debug bidirectional signal; also ADC input 4 and match output 2 for 32-bit timer 1. |
| SWCLK/PIO0_10/SCK0/CT16B0_MAT2 | Debug clock / SSP clock / Timer | Serial Wire Clock (TCK); also SSP0 serial clock and match output 2 for 16-bit timer 0. |
| USB_DP / USB_DM | USB differential pair | Full-Speed USB 2.0 data lines routed to dedicated PHY; require 27 Ω series resistors and proper PCB impedance control. |
| USB_VBUS / USB_CONNECT | USB detection signals | PIO0_3 senses VBUS presence; PIO0_6 indicates USB connection status - both used for automatic USB enumeration control. |
| XTALIN / XTALOUT | Clock oscillator interface | Connects to 1–25 MHz crystal; internal failure detector monitors oscillator integrity for robust boot reliability. |
| PIO0_1/CLKOUT/CT32B0_MAT2/USB_FTOGGLE | Multifunction pin | Provides clock output (configurable source), match output for 32-bit timer 0, and USB frame toggle indicator for firmware sync. |
Key Features
| Feature | Design Value |
|---|---|
| Dedicated USB PLL | Enables stable 48 MHz USB clock generation independent of system clock, eliminating jitter-sensitive USB timing dependencies. |
| ROM-based USB stack | Reduces flash footprint by ~4 kB and accelerates USB enumeration; eliminates need for external USB descriptor storage. |
| Programmable GPIO filtering | Eight pins support configurable digital glitch filters (up to 100 ns), critical for reliable interrupt handling in noisy industrial environments. |
| High-current I/O drivers | P0_7 supports 20 mA source; P0_4/P0_5 support 20 mA sink in Fast-mode Plus I²C - enables direct LED driving or bus termination without external buffers. |
| Wake-up from Deep power-down | Single dedicated WAKEUP pin (PIO0_16) with 20 ns glitch filter allows sub-μA sleep current and deterministic wake latency under 10 μs. |
Applications
| USB Audio Interface | Handheld Medical Scanner |
|---|---|
|
Use Scenario: Compact USB audio class-compliant device (e.g., headset adapter or microphone preamp) requiring plug-and-play operation on host PCs and mobile devices. IC Role / Device Role / Timing Role: Primary USB device controller managing audio streaming, sample rate negotiation, and endpoint buffering via integrated USB PHY and ROM driver. Use Value: Eliminates external USB transceiver and reduces BOM cost; 32 kB flash accommodates audio codec firmware and descriptor tables without external memory. |
Use Scenario: Battery-powered barcode or RFID scanner with real-time image capture, local decoding, and USB mass-storage or CDC-class data upload. IC Role / Device Role / Timing Role: Central controller executing sensor interface (ADC/SSP), image processing, and high-throughput USB bulk transfers at 12 MB/s effective rate. Use Value: 26 GPIO and dual SSP interfaces enable parallel sensor interfacing; Deep power-down mode extends battery life beyond 12 months in standby. |
| Industrial USB-to-RS-485 Bridge | Consumer Peripheral Hub |
|
Use Scenario: DIN-rail mounted converter translating USB commands from SCADA HMI into isolated RS-485 Modbus RTU frames for legacy PLC communication. IC Role / Device Role / Timing Role: Dual-role interface IC managing USB CDC ACM class and hardware-controlled RS-485 direction signaling via GPIO-driven transceiver enable. Use Value: Integrated USART with fractional baud rate generator ensures ±0.1% accuracy across 300–115.2 kbps; eliminates external UART bridge IC. |
Use Scenario: Multi-function USB hub for gaming peripherals (keyboard, mouse, headset) requiring simultaneous HID, vendor-specific, and audio class endpoints. IC Role / Device Role / Timing Role: USB composite device hosting three concurrent interfaces using shared 8 kB SRAM for endpoint FIFOs and descriptor management. Use Value: On-chip 2 kB EEPROM stores vendor IDs, product strings, and custom descriptors - enabling field-upgradable USB identity without reflashing main firmware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1347FHN33 | 64 kB flash, 4 SSP interfaces, full USB device + host capability (OTG), same HVQFN33 package and pinout. | Required for applications needing USB host functionality or >32 kB firmware (e.g., OTA update stacks, dual-firmware A/B images). | Select when future-proofing for USB OTG or larger code base; software-compatible but requires revalidation of USB descriptor tables. |
| STM32F072CBT6 | ARM Cortex-M0, 48 MHz, 128 kB flash, 16 kB RAM, USB 2.0 FS device, TSSOP48 package (not pin-compatible). | Better suited for cost-sensitive, high-volume USB HID applications where M0 performance suffices and larger flash is needed. | Choose for lower unit cost and mature ecosystem if migration from Cortex-M3 is acceptable; requires PCB redesign due to different package and pin count. |
Compared with LPC1345FHN33, LPC1347FHN33 offers expanded memory and USB OTG capability in identical packaging, while STM32F072CBT6 provides higher flash density and broader toolchain support at the expense of architectural compatibility and package interchangeability.
Availability
LPC1345FHN33 is available at Aetrix Electronics and suitable for USB audio devices, handheld scanners, and industrial control systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for LPC1345FHN33 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with leadership in ARM-based microcontrollers and NFC technology.
The LPC1300 series was designed specifically for cost-optimized, USB-centric embedded control - balancing Cortex-M3 performance, integrated USB PHY, and low-power operation in compact packages like HVQFN33.
FAQ
What USB device classes does the LPC1345FHN33 natively support?
The LPC1345FHN33 supports USB Communication Device Class (CDC ACM), Human Interface Device (HID), and Mass Storage Class (MSC) via its on-chip ROM-based USB driver library. Firmware must implement class-specific descriptors and endpoint handlers, but the low-level enumeration, token handling, and descriptor parsing are handled in ROM - reducing flash usage by ~4 kB and accelerating development.
Does the LPC1345FHN33 require an external crystal for USB operation?
Yes, the LPC1345FHN33 requires a 12 MHz crystal connected to XTALIN/XTALOUT to generate the precise 48 MHz USB clock via its dedicated USB PLL. The internal 12 MHz IRC oscillator lacks the ±0.25% tolerance required for USB Full-Speed compliance and cannot be used as the USB clock source.
How many GPIO pins are accessible in the HVQFN33 package of the LPC1345FHN33?
The LPC1345FHN33 in HVQFN33 package provides 26 GPIO pins. This count excludes power, ground, reset, debug, and dedicated USB pins (USB_DP, USB_DM, USB_VBUS, USB_CONNECT), and matches the specification in Table 2 of the official NXP datasheet Rev. 3.
Can the LPC1345FHN33 execute firmware from its 2 kB EEPROM?
No, the LPC1345FHN33 cannot execute code directly from EEPROM. The 2 kB EEPROM is data-only memory accessed via on-chip API calls for non-volatile parameter storage (e.g., calibration values, device IDs). Code execution is supported only from flash memory or SRAM.
What debug interfaces are supported by the LPC1345FHN33?
The LPC1345FHN33 supports Serial Wire Debug (SWD) and JTAG interfaces. SWD uses SWDIO (PIO0_15) and SWCLK (PIO0_10); JTAG uses TDI (PIO0_11), TDO (PIO0_13), TMS (PIO0_12), TCK (PIO0_10), and TRST (PIO0_14). Both are enabled simultaneously - debug mode is selected at reset via the RESET/PIO0_0 pin level.
LPC1345FHN33,551 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 32-VQFN Exposed Pad
- Series:
- LPC13xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- I2C, Microwire, SPI, SSI, SSP, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 26
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 10K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1345FHN33,551 FAQ
1.How can I place an order for LPC1345FHN33,551 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1345FHN33,551 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1345FHN33,551 reliable?
The price and inventory of LPC1345FHN33,551 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1345FHN33,551 is usually 5 days.
3.What payment methods are accepted for LPC1345FHN33,551?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1345FHN33,551 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1345FHN33,551?
LPC1345FHN33,551 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1345FHN33,551 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1345FHN33,551?
For technical support, including LPC1345FHN33,551 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1345FHN33,551 requirements.
6.How does Aetrix verify that LPC1345FHN33,551 is sourced from the original manufacturer or authorized distributors?
All LPC1345FHN33,551 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1345FHN33,551 meets industry standards.
7.What is the process for return or replacement of LPC1345FHN33,551?
All LPC1345FHN33,551 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1345FHN33,551, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1345FHN33,551 part is unused and in its original packaging.
Return procedure for LPC1345FHN33,551:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1345FHN33,551 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
