NXP Semiconductors LPC1346FBD48,151
- Part No.:
- LPC1346FBD48,151
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
LPC1346FBD48,151.pdf
- Description:
- IC MCU 32BIT 48KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,904
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1346FBD48,151 from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller designed for USB-enabled embedded control applications. It operates at up to 72 MHz, integrates 48 kB flash, 8 kB SRAM, 2 kB EEPROM, a full-speed USB 2.0 device controller with ROM-based driver library, and an 8-channel 12-bit ADC sampling at 500 kSamples/s. It targets industrial USB peripherals and medical devices requiring low-power operation across −40 °C to +85 °C.
For engineers reviewing the LPC1346FBD48,151 datasheet, LPC1346FBD48,151 pinout, LPC1346FBD48,151 application, or LPC1346FBD48,151 equivalent, key selection criteria include USB device controller support, 48-pin LQFP package compatibility, 48 kB flash/8 kB SRAM memory configuration, 12-bit ADC performance, and wake-up capability from Deep power-down mode via dedicated WAKEUP pin (PIO0_16).
Technical Context
The LPC1346FBD48,151 implements the ARM Cortex-M3 r2p1 core with Harvard architecture, 3-stage pipeline, and integrated NVIC for deterministic interrupt handling. Its clock system includes dual PLLs-one for CPU (up to 72 MHz) and a dedicated USB PLL-enabling independent, jitter-free timing for both core and USB functions.
Peripheral integration includes two SSP controllers with FIFO and multi-protocol support, a Fast-mode Plus I²C-bus interface (1 Mbit/s), one RS-485/EIA-485 USART with smart card (ISO 7816-3) and synchronous mode support, and four general-purpose timers (two 16-bit, two 32-bit) with configurable capture/match functionality.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 r2p1, 72 MHz max frequency - enables real-time deterministic execution with low-latency interrupt response. |
| Memory | 48 kB flash / 8 kB SRAM / 2 kB EEPROM - supports firmware updates via USB ISP/IAP and persistent data storage without external components. |
| USB Interface | Full-Speed USB 2.0 device controller with on-chip ROM driver library - eliminates need for external USB PHY and reduces BOM cost and layout complexity. |
| ADC | 12-bit, 8-channel, 500 kSamples/s - delivers high-resolution analog sensing for sensor interfaces and medical signal acquisition. |
| Timers | Four general-purpose timers (CT16B0/1, CT32B0/1) with up to 13 match outputs and 8 capture inputs - supports PWM generation, input capture, and precise time-stamping in motor control or protocol decoding. |
| I/O & Power | 40 GPIO pins (LQFP48), 3.3 V single supply (2.0–3.6 V), −40 °C to +85 °C operating range - suitable for industrial environments with minimal external level-shifting or regulation. |
Pinout & Package
LQFP48 package: plastic low profile quad flat package, 48 leads, body 7 × 7 × 1.4 mm (SOT313-2). Pin 1 index corner marked; thermal pad not present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET/PIO0_0 | Reset input / GPIO | Active-low reset with 20 ns glitch filter; also selects debug interface (JTAG vs SWD) during boot. |
| PIO0_1/CLKOUT/CT32B0_MAT2 | GPIO / Clock output / Timer match | Configurable as system clock output or 32-bit timer 0 match output for PWM or synchronization signals. |
| PIO0_3/USB_VBUS | GPIO / USB VBUS sense | Detects USB host presence; enables automatic USB enumeration and power-aware firmware behavior. |
| PIO0_6/USB_CONNECT/SCK0 | USB connect / SSP0 clock | Signals USB connection status to firmware; dual-function avoids dedicated USB detect pin overhead. |
| USB_DP / USB_DM | USB differential data pair | Full-Speed USB 2.0 physical interface; requires 27 Ω series resistors and proper 90 Ω differential impedance routing. |
| PIO0_16/AD5/CT32B1_MAT3/WAKEUP | GPIO / ADC input / Timer match / Wake-up | Dedicated Deep power-down wake-up pin with 20 ns glitch filter; enables ultra-low-power sleep modes in battery-powered devices. |
Key Features
| Feature | Design Value |
|---|---|
| Dual PLL architecture | Separate CPU and USB PLLs prevent USB traffic from affecting core timing stability and enable simultaneous high-speed communication and real-time processing. |
| On-chip USB ROM driver | Reduces firmware footprint by >4 kB and eliminates USB stack porting effort; supports CDC, HID, and MSC class implementations out-of-box. |
| Programmable Windowed Watchdog (WWDT) | Prevents runaway code with time-windowed reset enforcement; critical for fail-safe operation in medical and industrial control systems. |
| High-current GPIO drivers | P0_7 provides 20 mA source drive; P0_4/P0_5 provide 20 mA sink in Fast-mode Plus I²C - directly drives LEDs or I²C buses without external buffers. |
| Power management unit (PMU) | Supports four low-power modes (Sleep, Deep-sleep, Power-down, Deep power-down) with wake-up via GPIO, USB, or watchdog - extends battery life in portable USB peripherals. |
Applications
| USB Audio Devices | Industrial Control |
|---|---|
Use Scenario: USB-powered headset or microphone with analog audio input/output and digital volume control. IC Role / Device Role / Timing Role: Main MCU managing USB audio class (UAC), ADC/DAC interfacing, and real-time sample rate conversion. Use Value: Integrated USB device controller and 12-bit ADC eliminate external USB PHY and codec ICs, reducing BoM and PCB area by ≥30%. | Use Scenario: DIN-rail mounted USB-to-RS-485 converter for PLC communication gateways. IC Role / Device Role / Timing Role: Protocol bridge translating USB CDC commands to RS-485 EIA-485 frames with hardware flow control. Use Value: Single-chip solution with built-in USART supporting RS-485 half-duplex mode and hardware RTS/CTS minimizes external transceiver count and timing skew. |
| Handheld Scanners | Medical Sensors |
Use Scenario: Battery-operated barcode scanner with laser trigger, image sensor interface, and USB HID report transmission. IC Role / Device Role / Timing Role: Real-time controller managing sensor capture, image preprocessing, and USB HID keyboard emulation. Use Value: 72 MHz Cortex-M3 core executes image thresholding algorithms in <10 ms; Deep power-down mode extends battery life to >100 hours per charge. | Use Scenario: Portable pulse oximeter with analog front-end, LED drivers, and USB data streaming to host PC. IC Role / Device Role / Timing Role: Signal acquisition MCU performing synchronized red/IR LED pulsing, ADC sampling, and USB bulk transfer of processed SpO₂ values. Use Value: 500 kSamples/s ADC captures clean photoplethysmogram waveforms; on-chip EEPROM stores calibration coefficients for field-upgradable accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1347FBD48 | 64 kB flash, 2 kB USB RAM, integrated USB transceiver - adds USB host capability and larger firmware headroom. | Required for USB host or dual-role (OTG-like) applications; not drop-in due to increased memory map size. | Select when future firmware expansion or USB host functionality is anticipated; verify bootloader and linker script compatibility. |
| LPC1343FBD48 | 32 kB flash, no USB PLL, no ROM USB driver - lacks full-speed USB device support and requires external USB stack implementation. | Suitable only for non-USB applications or where external USB PHY + software stack is acceptable. | Choose only if USB is unnecessary; otherwise, LPC1346FBD48,151 offers superior integration and lower development risk. |
Compared with LPC1347FBD48 and LPC1343FBD48, the LPC1346FBD48,151 delivers optimal balance of USB integration, memory capacity, and power efficiency for cost-sensitive USB peripheral designs - avoiding over-specification while ensuring production-ready USB device functionality without external components.
Availability
LPC1346FBD48,151 is available at Aetrix Electronics and suitable for industrial control gateways, handheld medical sensors, and USB audio peripherals requiring stable component supply and long-term manufacturability.
Supply support for LPC1346FBD48,151 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and mixed-signal integration.
The LPC1300 series was engineered specifically for USB-enabled embedded applications demanding low power, high integration, and robust real-time performance - targeting cost-sensitive industrial and consumer peripherals where USB device functionality is essential.
FAQ
What USB classes does the LPC1346FBD48,151 support natively?
The LPC1346FBD48,151 supports USB Communication Device Class (CDC), Human Interface Device (HID), and Mass Storage Class (MSC) via its on-chip ROM-based USB driver library. This eliminates the need for external USB stack licensing or porting effort. The LPC1346FBD48,151 does not support USB host or OTG functionality - it operates exclusively as a USB device. All class implementations are validated against USB-IF compliance requirements in the official NXP reference designs.
Does the LPC1346FBD48,151 require an external crystal for USB operation?
Yes, the LPC1346FBD48,151 requires a 12 MHz crystal connected to XTALIN/XTALOUT for accurate USB timing. While the internal 12 MHz IRC oscillator is trimmed to ±1 % accuracy, USB Full-Speed specification mandates ±0.25 % tolerance - achievable only with a crystal. The dedicated USB PLL locks to this crystal, ensuring compliant 48 MHz USB clock generation. The LPC1346FBD48,151 datasheet specifies 12 MHz ±100 ppm crystal as mandatory for USB-certified operation.
How many ADC channels are accessible in the LQFP48 package of the LPC1346FBD48,151?
The LPC1346FBD48,151 provides access to all eight ADC input channels (AD0–AD7) in the LQFP48 package. Pins AD0–AD4 are mapped to PIO0_11 through PIO0_15; AD5 and AD6 are on PIO0_16 and PIO0_22; AD7 is on PIO0_23. No ADC channel is omitted in this package variant - full 8-channel capability is retained, enabling simultaneous multi-sensor acquisition in space-constrained designs using the LPC1346FBD48,151.
Can the LPC1346FBD48,151 enter Deep power-down mode and wake up via USB activity?
No, the LPC1346FBD48,151 cannot wake from Deep power-down mode via USB activity. Wake-up from Deep power-down is supported only via the dedicated WAKEUP pin (PIO0_16) or a reset event. USB-related wake-up (e.g., VBUS detect or USB_CONNECT) is available only from Sleep and Deep-sleep modes. This limitation is explicitly documented in Section 7.5.4 of the LPC1315_16_17_45_46_47 datasheet - confirming that USB wake-up is disabled in Deep power-down to maintain minimum current draw (<1 µA).
Is the LPC1346FBD48,151 pin-compatible with other members of the LPC13xx family in LQFP48?
Yes, the LPC1346FBD48,151 is pin-compatible with LPC1345FBD48 and LPC1347FBD48 in the LQFP48 package - sharing identical pin assignments, power domains, and peripheral mappings. However, it is not compatible with LPC131x variants (e.g., LPC1316FBD48) because those lack USB signals (USB_DP/DM, USB_VBUS, USB_CONNECT) on pins 46–48. Firmware must be verified for flash size and USB feature dependencies before substitution, but PCB layout remains unchanged among LPC134x LQFP48 variants.
LPC1346FBD48,151 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-LQFP
- Series:
- LPC13xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- I2C, Microwire, SPI, SSI, SSP, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 40
- Program Memory Size:
- 48KB (48K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 10K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1346FBD48,151 FAQ
1.How can I place an order for LPC1346FBD48,151 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1346FBD48,151 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1346FBD48,151 reliable?
The price and inventory of LPC1346FBD48,151 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1346FBD48,151 is usually 5 days.
3.What payment methods are accepted for LPC1346FBD48,151?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1346FBD48,151 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1346FBD48,151?
LPC1346FBD48,151 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1346FBD48,151 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1346FBD48,151?
For technical support, including LPC1346FBD48,151 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1346FBD48,151 requirements.
6.How does Aetrix verify that LPC1346FBD48,151 is sourced from the original manufacturer or authorized distributors?
All LPC1346FBD48,151 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1346FBD48,151 meets industry standards.
7.What is the process for return or replacement of LPC1346FBD48,151?
All LPC1346FBD48,151 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1346FBD48,151, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1346FBD48,151 part is unused and in its original packaging.
Return procedure for LPC1346FBD48,151:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1346FBD48,151 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

