NXP Semiconductors LPC1347FBD48,151
- Part No.:
- LPC1347FBD48,151
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
LPC1347FBD48,151.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1347FBD48,151 from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller designed for USB-enabled embedded control applications. It operates at up to 72 MHz, integrates 64 kB flash, 8 kB SRAM, 2 kB EEPROM, a full-speed USB 2.0 device controller with on-chip ROM driver library, and an 8-channel 12-bit ADC sampling at 500 kSamples/s. It targets USB audio devices, industrial control systems, and handheld scanners requiring low-power operation across –40 °C to +85 °C.
For engineers reviewing the LPC1347FBD48,151 datasheet, LPC1347FBD48,151 pinout, LPC1347FBD48,151 application, or LPC1347FBD48,151 equivalent, key selection criteria include its LQFP48 package with 40 GPIO pins, dual SSP interfaces, I²C-bus Fast-mode Plus (1 Mbit/s), and dedicated USB PLL - all validated for USB device firmware development, RS-485/ISO 7816 smart card interfacing, and deterministic real-time control.
Technical Context
The LPC1347FBD48,151 implements the ARM Cortex-M3 r2p1 core with Harvard architecture, 3-stage pipeline, and integrated NVIC supporting nested interrupts. Its clock system includes a 1–25 MHz crystal oscillator, 12 MHz ±1% IRC, programmable PLL for CPU and a second dedicated PLL for USB timing synchronization.
Digital peripherals include four general-purpose timers (two 32-bit, two 16-bit) with match/capture capability, a Windowed WatchDog Timer with internal low-power WDO, and GPIO with programmable glitch filtering on eight pins. Analog functionality centers on a single 12-bit ADC with eight inputs and hardware averaging support.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 r2p1, 72 MHz max - enables deterministic real-time execution with low interrupt latency. |
| Memory | 64 kB flash / 8 kB SRAM / 2 kB EEPROM - supports field-upgradable firmware via USB ISP and persistent configuration storage. |
| USB Interface | Full-Speed USB 2.0 device controller with ROM-based driver library - eliminates external USB PHY and reduces BOM cost for HID/audio/class-compliant devices. |
| ADC | 12-bit, 8-channel, 500 kSamples/s - sufficient for sensor monitoring and motor control feedback in industrial edge nodes. |
| I²C Bus | Fast-mode Plus compliant, 1 Mbit/s - enables high-speed communication with precision sensors and PMICs without bus contention. |
| GPIO | 40 configurable pins with pull-up/down, repeater mode, input inverter, pseudo open-drain - supports direct interface to switches, LEDs, and legacy industrial I/O. |
| Power Modes | Sleep, Deep-sleep, Power-down, Deep power-down - achieves sub-μA standby current for battery-powered handheld scanners. |
Pinout & Package
LPC1347FBD48,151 is housed in a plastic low-profile quad flat package (LQFP48) with 48 leads, body size 7 × 7 × 1.4 mm (SOT313-2). The package provides 40 usable GPIO pins, including dedicated USB_DP/USB_DM, USB_VBUS, and USB_CONNECT signals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| USB_DP / Pin 47 | USB differential data positive | Full-speed USB 2.0 physical layer signal; requires 90 Ω differential impedance routing. |
| USB_DM / Pin 46 | USB differential data negative | Complements USB_DP; forms shielded differential pair for EMI-resilient USB device connectivity. |
| USB_VBUS / Pin 14 | USB host power detection input | Monitors VBUS presence to enable USB enumeration only when host is connected - prevents spurious wake-up. |
| USB_CONNECT / Pin 22 | USB attach/detach control | Software-controllable pin to assert/disconnect USB device from host - enables safe firmware updates without physical disconnect. |
| RESET / Pin 3 | External reset input | 50 ns minimum pulse width; also selects SWD vs JTAG debug mode based on logic level at reset. |
| XTALIN / Pin 6 | Clock oscillator input | Accepts 1–25 MHz crystal; internal failure detector triggers reset if oscillation stops. |
| VDD / Pins 12, 24, 36, 48 | Core/analog power supply | Single 3.3 V supply (2.0–3.6 V range); VDDA must be isolated if ADC is used to maintain 12-bit linearity. |
Key Features
| Feature | Design Value |
|---|---|
| Dedicated USB PLL | Provides independent, jitter-controlled 48 MHz clock for USB PHY - isolates USB timing from CPU clock domain and ensures USB compliance. |
| ROM-based USB stack | 16 kB boot ROM includes certified USB device API - eliminates need for external flash storage of USB descriptors and reduces firmware footprint by ~8 kB. |
| Programmable glitch filter | Eight GPIO pins support configurable digital noise rejection - enables reliable switch debouncing and industrial EMI immunity without external RC networks. |
| High-current GPIO drivers | P0_7 delivers 20 mA source; P0_4/P0_5 deliver 20 mA sink in true open-drain mode - directly drives LEDs, relays, or I²C Fast-mode Plus buses. |
| Smart card interface | USART supports ISO 7816-3 asynchronous protocol with automatic baud rate generation - enables secure element integration in medical or access control devices. |
Applications
| USB Audio Device | Industrial RS-485 Node |
|---|---|
Use Scenario: Standalone USB microphone or speaker with analog audio front-end and volume control. IC Role / Device Role / Timing Role: Main MCU handling USB audio class enumeration, PCM data streaming, and ADC/DAC control via SSP/I²C. Use Value: Integrated USB device controller and 12-bit ADC eliminate external USB transceiver and codec ICs, reducing BoM count by ≥3 components. | Use Scenario: Remote I/O module in factory automation communicating over long-haul RS-485 bus. IC Role / Device Role / Timing Role: Protocol translator between RS-485 physical layer and internal CAN/Modbus RTU processing stack. Use Value: USART with fractional baud rate generator and hardware FIFO ensures accurate 115.2 kbps RS-485 timing across temperature and voltage variations. |
| Handheld Barcode Scanner | Medical Sensor Hub |
Use Scenario: Battery-powered scanner reading 1D/2D codes and transmitting results via USB HID. IC Role / Device Role / Timing Role: Real-time image capture controller interfacing CMOS imager, decoding engine, and USB HID report generator. Use Value: Deep power-down mode with single-pin wake-up (P0_16) extends battery life to >12 months on coin cell; 40 GPIO support direct button matrix and status LED control. | Use Scenario: Portable patient monitor aggregating ECG, SpO₂, and temperature sensor data. IC Role / Device Role / Timing Role: Signal acquisition hub performing ADC oversampling, digital filtering, and encrypted USB data upload. Use Value: 12-bit ADC with 500 kSamples/s and hardware averaging enables 16-bit effective resolution for low-noise biomedical signal conditioning. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1343FBD48 | 32 kB flash, no USB controller, same LQFP48 package and peripheral set except USB. | Not suitable for USB device roles; limited to UART/SSP-based connectivity. | Select when USB is unnecessary and cost-sensitive BOM optimization is required. |
| LPC1769FBD100 | Higher-performance Cortex-M3 (100 MHz), 512 kB flash, Ethernet MAC, but larger LQFP100 package and no on-chip EEPROM. | Targets networked industrial gateways; lacks integrated EEPROM for calibration storage. | Choose for applications needing Ethernet or larger code space, accepting higher cost and PCB area. |
Compared with LPC1343FBD48 and LPC1769FBD100, the LPC1347FBD48,151 uniquely balances USB integration, compact LQFP48 footprint, and on-chip EEPROM - making it optimal for cost-constrained, USB-centric embedded devices where firmware update reliability and sensor calibration persistence are critical.
Availability
LPC1347FBD48,151 is available at Aetrix Electronics and suitable for USB audio devices, industrial RS-485 nodes, handheld scanners, medical sensor hubs, and consumer peripherals requiring stable component supply across extended product lifecycles.
Supply support for LPC1347FBD48,151 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with leadership in ARM-based microcontrollers and NFC technologies.
The LPC1300 series was engineered for USB-native embedded control - prioritizing low-power operation, integrated USB device stacks, and robust mixed-signal peripherals to accelerate development of portable and industrial USB peripherals.
FAQ
What is the maximum operating frequency of the LPC1347FBD48,151?
The LPC1347FBD48,151 operates at a maximum CPU frequency of 72 MHz, achieved using either the internal 12 MHz IRC oscillator (trimmed to ±1 % accuracy) or an external crystal (1–25 MHz) with the integrated PLL. This frequency is sustained across the full industrial temperature range (–40 °C to +85 °C) and supply voltage (2.0 V to 3.6 V).
Does the LPC1347FBD48,151 include on-chip EEPROM, and how is it accessed?
Yes, the LPC1347FBD48,151 integrates 2 kB of on-chip EEPROM memory. It is accessed via an on-chip API located in the 16 kB boot ROM, enabling wear-leveling and atomic write operations without external components. This EEPROM is distinct from flash and supports 100,000 write cycles, ideal for storing calibration data or device-specific configuration.
How does the USB functionality of the LPC1347FBD48,151 differ from standard USB-capable MCUs?
The LPC1347FBD48,151 includes a full-speed USB 2.0 device controller with a complete ROM-resident USB device stack - including descriptor handling, endpoint management, and class drivers (e.g., HID, CDC). Unlike MCUs requiring external PHY or software-only stacks, the LPC1347FBD48,151 needs only passive termination and achieves USB compliance with minimal firmware overhead.
Can the LPC1347FBD48,151 support RS-485 communication, and which peripheral handles it?
Yes, the LPC1347FBD48,151 supports RS-485 communication through its USART peripheral, which includes explicit hardware support for RS-485/EIA-485 mode with automatic direction control (DE/RE signaling) and synchronous operation. The USART also supports 9-bit frame format and fractional baud rate generation for precise timing across variable cable lengths and noise environments.
What debug interfaces are supported by the LPC1347FBD48,151, and are they accessible in the LQFP48 package?
The LPC1347FBD48,151 supports both Serial Wire Debug (SWD) and JTAG interfaces, with all required debug pins (SWCLK, SWDIO, RESET, and optional TDI/TMS/TDO/TRST) available on the LQFP48 package. SWD is the recommended interface due to its 2-pin footprint and full debug capability, while JTAG remains available for boundary scan testing and legacy tool compatibility.
LPC1347FBD48,151 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-LQFP
- Series:
- LPC13xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- I2C, Microwire, SPI, SSI, SSP, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, POR, WDT
- Number of I/O:
- 40
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1347FBD48,151 FAQ
1.How can I place an order for LPC1347FBD48,151 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1347FBD48,151 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1347FBD48,151 reliable?
The price and inventory of LPC1347FBD48,151 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1347FBD48,151 is usually 5 days.
3.What payment methods are accepted for LPC1347FBD48,151?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1347FBD48,151 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1347FBD48,151?
LPC1347FBD48,151 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1347FBD48,151 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1347FBD48,151?
For technical support, including LPC1347FBD48,151 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1347FBD48,151 requirements.
6.How does Aetrix verify that LPC1347FBD48,151 is sourced from the original manufacturer or authorized distributors?
All LPC1347FBD48,151 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1347FBD48,151 meets industry standards.
7.What is the process for return or replacement of LPC1347FBD48,151?
All LPC1347FBD48,151 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1347FBD48,151, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1347FBD48,151 part is unused and in its original packaging.
Return procedure for LPC1347FBD48,151:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1347FBD48,151 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

