NXP Semiconductors LPC1517JBD64E
- Part No.:
- LPC1517JBD64E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
LPC1517JBD64E.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,790
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1517JBD64E from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller designed for industrial motor control and power conversion applications. It operates at up to 72 MHz, integrates 64 kB flash, 12 kB SRAM, 4 kB EEPROM, two 12-bit ADCs (2 Msamples/s), one 12-bit DAC (500 kSamples/s), four analog comparators, and four State Configurable Timers (SCTimer/PWM) with input pre-processing - all in an LQFP64 package rated for −40 °C to +105 °C.
For engineers reviewing the LPC1517JBD64E datasheet, LPC1517JBD64E pinout, LPC1517JBD64E application, or LPC1517JBD64E equivalent, key selection considerations include its USB-free peripheral set (3 USARTs, 2 SPI, 1 Fast-mode Plus I²C, 1 C_CAN), 46 GPIOs with configurable pull-up/down and glitch filtering, RTC with independent power supply, and support for Deep power-down wake-up via GPIO or RTC alarm.
Technical Context
The LPC1517JBD64E implements a Harvard-architecture ARM Cortex-M3 core with 3-stage pipeline, NVIC, MPU, and Serial Wire Debug (SWD). Its clock system includes a 12 MHz ±1 % internal RC oscillator, crystal oscillator (1–25 MHz), watchdog oscillator (503 kHz), and three PLLs - one for CPU, one for USB (not used here), and one for SCTimer/PWM.
Peripheral integration centers on event-driven timing: four SCTimers accept inputs from ADC thresholds, analog comparators, temperature sensor, and external pins via dedicated SCTIPU and flexible switch matrix routing. Power management includes Sleep, Deep-sleep, Power-down, and Deep power-down modes with wake-up sources including RTC alarm, GPIO activity, and peripheral interrupts (USART, SPI, I²C).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 (r2p1), 72 MHz max - enables deterministic real-time motor control loops with low interrupt latency. |
| Memory | 64 kB flash / 12 kB SRAM / 4 kB EEPROM - sufficient for field-oriented control (FOC) firmware with parameter storage and bootloader space. |
| Analog Peripherals | Two 12-bit ADCs (2 Msamples/s, 12/12 channels), one 12-bit DAC (500 kSamples/s), four comparators - supports simultaneous current/voltage sensing and analog feedback in inverters. |
| Timers & PWM | Four SCTimers with 28 total PWM outputs, dither engine, and SCTIPU - delivers precise, phase-aligned gate drive signals for 3-phase motor drivers or digital power supplies. |
| Serial Interfaces | 3 USARTs (with RS-485 support), 2 SPI, 1 Fast-mode Plus I²C (1 Mbit/s), 1 C_CAN - enables robust communication with host controllers, sensors, and bus networks without USB dependency. |
| GPIO & Power | 46 GPIOs with programmable pull-up/down, open-drain mode, and digital glitch filter; operates from 2.4 V–3.6 V; −40 °C to +105 °C - suitable for harsh industrial environments and board-level EMI resilience. |
Pinout & Package
LQFP64 package (10 × 10 × 1.4 mm, SOT314-2), lead-free, RoHS-compliant, with 64 exposed terminals and standard 0.5 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64 | GPIO / Peripheral Multiplexed | All pins support configurable digital I/O; many assigned fixed analog/digital functions (e.g., PIO0_0 = ADC0_10/SCT0_OUT3; PIO0_12 = DAC_OUT; PIO0_17 = WAKEUP/TRST). |
| VDD (pins 12, 22, 37, 52, 57) | Power Supply | Core and I/O supply (2.4–3.6 V); multiple pins reduce voltage drop and improve noise immunity. |
| VSS (pins 27, 26, 55, 56) | Ground | Digital ground reference; dedicated pins separate noisy digital return paths from analog domains. |
| VDDA / VSSA (pins 20 / 21) | Analog Power | Isolated analog supply domain for ADC/DAC/comparators - critical for <1 LSB INL error in precision sensing. |
| RESET/PIO0_21 (pin 45) | Reset Input / GPIO | Active-low reset with 50 ns pulse detection; doubles as GPIO when external reset not required. |
| SWCLK/PIO0_19 (pin 40), SWDIO/PIO0_20 (pin 44) | Debug Interface | Serial Wire Debug (SWD) interface - enables full debug, flash programming, and real-time trace without JTAG overhead. |
Key Features
| Feature | Design Value |
|---|---|
| State Configurable Timer (SCT) subsystem | Four independent SCTimers with input pre-processor (SCTIPU) enable hardware-accelerated, event-triggered PWM generation - eliminates CPU polling for overcurrent or zero-crossing detection. |
| ADC with dual independent sequences | Each 12-bit ADC supports two concurrent conversion sequences triggered by timers or peripherals - allows synchronized sampling of motor phase currents and DC-link voltage. |
| Comparator-to-SCT coupling | Four analog comparators feed outputs directly to SCTimer inputs - enables fast, cycle-by-cycle current limiting (<1 µs response) without software intervention. |
| Deep power-down wake-up | RTC alarm or external GPIO (e.g., PIO0_17) can wake device from Deep power-down in <10 µs - ideal for energy-sensitive building automation nodes. |
| Switch Matrix (SWM) | Flexible pin function assignment allows optimal PCB layout - e.g., route all motor gate drive signals to one side while placing communication interfaces on another. |
Applications
| Motor Control | Solar Inverters |
|---|---|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase BLDC/PMSM motors in HVAC compressors or industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, simultaneous ADC sampling of three shunt currents, and generation of six complementary PWM outputs with dead-time insertion. Use Value: SCTimer dither and input pre-processing reduce CPU load by >40 % versus timer-based PWM, enabling higher loop rates (≥20 kHz) with margin for safety monitoring. | Use Scenario: MPPT tracking and grid-synchronization in single-phase string inverters operating at 230 V AC output. IC Role / Device Role / Timing Role: High-speed ADC acquisition of PV voltage/current and grid voltage phase, coupled with C_CAN communication to central controller and SCTimer-driven isolated gate drivers. Use Value: Dual 2 Msamples/s ADCs allow interleaved sampling at 100 ns resolution - critical for accurate THD measurement and reactive power compensation. |
| Digital Power Supplies | Building Automation |
Use Scenario: Digital control of resonant LLC or phase-shifted full-bridge DC-DC converters in telecom rectifiers or server PSUs. IC Role / Device Role / Timing Role: Precise timing of synchronous rectifier MOSFETs using SCTimer match/capture, with DAC-controlled soft-start and comparator-based overvoltage protection. Use Value: Hardware-linked comparator-to-SCT path achieves <500 ns fault response - meets IEC 62368-1 Class II isolation requirements without external protection ICs. | Use Scenario: Smart lighting node with DALI-2 interface, ambient light/temperature sensing, and local dimming control. IC Role / Device Role / Timing Role: Low-power operation in Deep power-down between DALI commands, wake-up via UART activity or RTC alarm, and analog sensing using internal bandgap reference. Use Value: Integrated 4 kB EEPROM stores calibration data and device identity across power cycles - eliminates external NVM and reduces BOM count. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1547JBD64 | Same package and pinout; includes USB 2.0 full-speed device controller (LPC1517JBD64E omits USB PHY and related pins). | Required where host-side USB configuration or firmware updates via USB are needed; adds ~0.5 mA active current and layout complexity. | Select LPC1547JBD64 only if USB connectivity is mandatory; otherwise LPC1517JBD64E offers lower EMI and simpler layout. |
| LPC1519JBD64 | Same package and pinout; increases flash to 256 kB and SRAM to 36 kB; retains no-USB feature set. | Suitable for complex motion profiles or multi-axis coordination requiring larger code footprint and buffer memory. | Choose LPC1519JBD64 when firmware exceeds 64 kB or real-time buffering demands >12 kB RAM; otherwise LPC1517JBD64E provides optimal cost/performance balance. |
Compared with LPC1547JBD64 and LPC1519JBD64, the LPC1517JBD64E delivers identical peripheral timing accuracy and analog performance at lowest system cost and EMI footprint - making it the preferred choice for cost-sensitive, USB-free industrial control designs where memory headroom is sufficient.
Availability
LPC1517JBD64E is available at Aetrix Electronics and suitable for motor control, solar inverters, digital power supplies, and building automation requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LPC1517JBD64E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The LPC15xx product line was engineered specifically for high-precision, low-latency industrial control - integrating advanced analog peripherals, event-driven timers, and robust power management to replace discrete timing and signal conditioning circuits in motor drives and power converters.
FAQ
What is the maximum operating frequency of the LPC1517JBD64E?
The LPC1517JBD64E features an ARM Cortex-M3 core rated for operation up to 72 MHz. This maximum frequency is achievable using the system PLL driven by either the internal 12 MHz RC oscillator (±1 % accuracy) or an external crystal (1–25 MHz). The core maintains full performance across the full −40 °C to +105 °C industrial temperature range, with timing margins verified per NXP's characterization data.
Does the LPC1517JBD64E include USB functionality?
No, the LPC1517JBD64E does not include USB functionality. Unlike variants such as LPC1547JBD64, this part omits the USB 2.0 full-speed device controller and on-chip PHY. Pins 47 and 48 (USB_DP/USB_DM) are reassigned to GPIO functions (PIO2_12/PIO2_13) in the LQFP64 package, as confirmed in Figure 7 and Table 3 of the official datasheet.
How many analog-to-digital converter (ADC) channels does the LPC1517JBD64E support?
The LPC1517JBD64E integrates two independent 12-bit ADCs: ADC0 supports up to 12 input channels, and ADC1 supports up to 12 input channels - totaling 24 configurable analog inputs. Both ADCs achieve up to 2 Msamples/s aggregate rate with dual independent conversion sequences, and support internal/external triggering including synchronization with SCTimer events.
What power-saving modes are supported by the LPC1517JBD64E?
The LPC1517JBD64E supports four reduced-power modes: Sleep, Deep-sleep, Power-down, and Deep power-down. Wake-up sources include RTC alarm, GPIO activity (e.g., PIO0_17), and peripheral interrupts (USART, SPI, I²C). In Deep power-down mode, current consumption drops to ≤1 µA while retaining RTC operation and SRAM retention - verified per NXP's datasheet Section 10.3.
Is the LPC1517JBD64E pin-compatible with other LPC15xx devices in LQFP64?
Yes, the LPC1517JBD64E shares identical LQFP64 mechanical dimensions and pinout with other LPC15xx LQFP64 variants (e.g., LPC1547JBD64, LPC1519JBD64). However, functional pin assignments differ: USB-related pins are repurposed as GPIOs, and certain analog inputs vary per variant. Full compatibility requires verifying peripheral enablement and register mapping in software - especially for ADC channel mapping and SCTimer input routing.
LPC1517JBD64E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- LPC15xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- CANbus, I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 46
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 24x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1517JBD64E FAQ
1.How can I place an order for LPC1517JBD64E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1517JBD64E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1517JBD64E reliable?
The price and inventory of LPC1517JBD64E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1517JBD64E is usually 5 days.
3.What payment methods are accepted for LPC1517JBD64E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1517JBD64E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1517JBD64E?
LPC1517JBD64E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1517JBD64E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1517JBD64E?
For technical support, including LPC1517JBD64E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1517JBD64E requirements.
6.How does Aetrix verify that LPC1517JBD64E is sourced from the original manufacturer or authorized distributors?
All LPC1517JBD64E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1517JBD64E meets industry standards.
7.What is the process for return or replacement of LPC1517JBD64E?
All LPC1517JBD64E units undergo pre-shipment inspection (PSI). If there is an issue with LPC1517JBD64E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1517JBD64E part is unused and in its original packaging.
Return procedure for LPC1517JBD64E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1517JBD64E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

