NXP Semiconductors LPC1517JBD64Y
- Part No.:
- LPC1517JBD64Y
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
LPC1517JBD64Y.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,618
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1517JBD64Y from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller designed for industrial motor control and digital power applications. It operates at up to 72 MHz, integrates 64 kB flash, 12 kB SRAM, 4 kB EEPROM, two 12-bit ADCs (2 Msamples/s), one 12-bit DAC, four analog comparators, three USARTs, two SPIs, one Fast-mode Plus I²C, and four State Configurable Timers (SCTimer/PWM) - all in an LQFP64 package rated for −40 °C to +105 °C.
For engineers reviewing the LPC1517JBD64Y datasheet, LPC1517JBD64Y pinout, LPC1517JBD64Y application, or LPC1517JBD64Y equivalent, key selection criteria include absence of USB peripheral, 46 GPIO count, SCTimer-driven motor feedback integration, dual ADC concurrency with internal trigger routing, and C_CAN controller support for industrial fieldbus connectivity.
Technical Context
The LPC1517JBD64Y implements a Harvard-architecture ARM Cortex-M3 core with 3-stage pipeline, NVIC, MPU, and system tick timer. Its clock system includes a 12 MHz ±1 % internal RC oscillator, crystal oscillator (1–25 MHz), watchdog oscillator (503 kHz), and three PLLs - one for CPU, one for USB (not used here), and one for SCTimer/PWM.
Peripheral interconnect uses a switch matrix (SWM), input multiplexer (INPUT MUX), and SCT Input Pre-processor Unit (SCTIPU) to route signals flexibly. DMA supports 18 channels with 20 programmable triggers, servicing ADCs, USARTs, SPI, I²C, C_CAN, and SCTimer/PWM modules without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 r2p1, 72 MHz max - enables deterministic real-time control with low-latency interrupt handling. |
| Memory | 64 kB flash / 12 kB SRAM / 4 kB EEPROM - sufficient for compact motor firmware with non-volatile parameter storage. |
| Analog Peripherals | Two 12-bit ADCs (2 Msamples/s), one 12-bit DAC, four comparators - supports closed-loop current/voltage sensing and analog feedback in inverters. |
| Timers & PWM | Four SCTimers with dither engine, 28 PWM outputs, SCTIPU - enables precise, event-driven motor phase timing and fault-abort response. |
| Serial Interfaces | Three USARTs, two SPIs, one FM+ I²C (1 Mbit/s), one C_CAN - provides robust communication for HMI, sensor networks, and CAN-based drive control. |
| GPIO & Packaging | 46 GPIO pins with configurable pull-up/down, open-drain, glitch filter; LQFP64 (10 × 10 × 1.4 mm) - fits space-constrained industrial PCB layouts. |
| Power & Environment | 2.4 V–3.6 V supply, −40 °C to +105 °C operating range, Deep power-down wake-up via RTC or external pin - suitable for harsh factory environments. |
Pinout & Package
LQFP64 plastic low-profile quad flat package (SOT314-2), 64 leads, body size 10 × 10 × 1.4 mm, exposed pad not present, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64 | GPIO / Peripheral Multiplexed I/O | All pins support configurable digital I/O; many assigned fixed analog/digital functions (e.g., ADC0_10 on Pin 1, DAC_OUT on Pin 19, I²C0_SCL on Pin 49). |
| 14, 27, 36, 41, 42, 55, 56 | VSS (Ground) | Dedicated ground connections for digital, analog, and power domains - critical for noise isolation in mixed-signal motor control. |
| 13, 22, 37, 52, 57 | VDD (Supply) | Primary 2.4–3.6 V power inputs - distributed across package for stable core/peripheral voltage delivery. |
| 16, 20 | VDDA / VSSA | Separate analog supply and ground - ensures high-precision ADC/DAC operation independent of digital switching noise. |
| 34 | RESET/PIO0_21 | Active-low reset input; also usable as GPIO - enables hardware reset coordination and brown-out recovery in power-sensitive systems. |
| 39, 40 | RTCXIN / RTCXOUT | Connects external 32.768 kHz crystal for RTC - maintains accurate timekeeping during Deep power-down for scheduled wake-up events. |
| 43, 44 | SWCLK / SWDIO | Serial Wire Debug interface - allows full debug access (breakpoints, watchpoints) without JTAG overhead. |
Key Features
| Feature | Design Value |
|---|---|
| SCTimer/PWM subsystem | Four independent state-configurable timers with input pre-processing unit - enables synchronized PWM generation, dead-time insertion, and immediate fault abort for IGBT/MOSFET gate drivers. |
| Dual 12-bit ADC with concurrent sampling | Two ADCs each with 12 channels, 2 Msamples/s, independent trigger sources - supports simultaneous current and voltage measurement in three-phase motor drives. |
| C_CAN controller | Full CAN 2.0B compliance with message objects and transmit/receive FIFOs - enables robust communication with PLCs, sensors, and other drives in industrial automation networks. |
| Flexible pin routing | Switch matrix (SWM) and input multiplexer (INPUT MUX) allow dynamic assignment of peripheral functions to any available GPIO - simplifies PCB layout and accommodates evolving firmware requirements. |
| Low-power operation | Deep power-down mode with RTC wake-up and external pin wake-up (50 ns pulse) - extends battery life in portable test equipment or remote monitoring nodes. |
Applications
| Motor Control System | Solar Inverter Control |
|---|---|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase BLDC/PMSM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, ADC-triggered current sampling, SCTimer-driven PWM with dead-time and fault protection. Use Value: 72 MHz Cortex-M3 + dual ADC concurrency enables sub-microsecond current loop timing; SCTIPU allows <100 ns fault response to overcurrent events. | Use Scenario: MPPT tracking and DC-AC conversion control in single-phase string inverters. IC Role / Device Role / Timing Role: High-speed ADC acquisition of PV voltage/current, DAC-controlled reference generation, C_CAN communication with grid-tie interface. Use Value: Two 12-bit ADCs sample PV and AC side simultaneously; 4 kB EEPROM stores calibration coefficients across temperature and lifetime. |
| Digital Power Supply | Building Automation Node |
Use Scenario: Digital control of isolated DC-DC converters in telecom and server PSUs. IC Role / Device Role / Timing Role: Voltage/current regulation loop, isolated feedback interface, synchronous rectifier timing, thermal monitoring via integrated sensor. Use Value: 12-bit DAC generates precise reference voltages; four comparators monitor overvoltage/overcurrent thresholds with glitch filtering for noise immunity. | Use Scenario: Smart lighting controller with DALI/KNX gateway and local sensor fusion (temp, occupancy, ambient light). IC Role / Device Role / Timing Role: Multi-protocol serial interface hub (USART for DALI, I²C for sensors), RTC-based scheduling, GPIO-managed relay/LED drivers. Use Value: Three USARTs support DALI master, KNX transceiver, and debug port concurrently; 46 GPIOs accommodate diverse actuator/sensor interfaces without expansion ICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1547JBD64 | Includes USB 2.0 full-speed device controller; same flash/SRAM/ADC/DAC specs. | Required where host-side USB configuration, firmware updates, or HID-class peripherals are needed. | Select LPC1547JBD64 if USB connectivity is mandatory; otherwise LPC1517JBD64 reduces BOM cost and layout complexity. |
| LPC1519JBD64 | Same package and memory, but adds USB 2.0 device controller and increases GPIO count to 46 (vs. 46) - identical I/O count but different peripheral mix. | Used when USB is required alongside maximum GPIO availability for sensor-rich edge nodes. | LPC1519JBD64 offers USB + 46 GPIO; LPC1517JBD64 trades USB for lower EMI and simpler power domain design in noise-sensitive motor control. |
Compared with LPC1547JBD64 and LPC1519JBD64, the LPC1517JBD64 removes USB PHY and associated routing constraints - reducing board-level noise coupling, simplifying power supply filtering, and lowering system-level certification effort for industrial EMC compliance.
Availability
LPC1517JBD64Y is available at Aetrix Electronics and suitable for motor control, solar inverters, and digital power supplies requiring stable component supply, long-term industrial lifecycle support, and guaranteed traceability.
Supply support for LPC1517JBD64Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC15xx product line targets high-precision industrial control applications - specifically engineered for motor drives, digital power conversion, and real-time sensor processing with integrated analog peripherals and deterministic timing subsystems.
FAQ
Does the LPC1517JBD64Y include a USB controller?
No, the LPC1517JBD64Y does not include a USB 2.0 controller or on-chip PHY. This distinguishes it from variants like LPC1547JBD64 and LPC1549JBD64. The LPC1517JBD64Y retains all other core peripherals - including C_CAN, SCTimer/PWM, dual ADCs, and DAC - making it optimized for applications where USB is unnecessary and EMI reduction is critical. USB functionality must be added externally if required.
What is the maximum ADC sampling rate supported by the LPC1517JBD64Y?
The LPC1517JBD64Y supports up to 2 Msamples/s per ADC channel, with two independent 12-bit ADCs (ADC0 and ADC1). Each ADC supports multiple trigger sources (SCTimer, timer match, software), enabling synchronized or staggered sampling. The conversion clock may be derived from the system clock or one of the three PLLs, allowing flexible trade-offs between speed and accuracy in motor current sensing or power quality monitoring.
How many GPIO pins are available on the LPC1517JBD64Y in LQFP64 package?
The LPC1517JBD64Y provides 46 general-purpose I/O pins in its LQFP64 package. These include dedicated analog-capable pins (e.g., ADC0_10 on Pin 1, DAC_OUT on Pin 19), I²C/SPI/USART signal assignments, and configurable digital I/O with pull-up/pull-down, open-drain, and glitch filter options. All GPIOs are accessible via the switch matrix for flexible peripheral mapping without pin conflicts.
Is the LPC1517JBD64Y qualified for extended temperature operation?
Yes, the LPC1517JBD64Y is specified for operation from −40 °C to +105 °C, meeting industrial-grade environmental requirements. This rating applies across all operating modes - including Deep power-down with RTC wake-up - and is validated under JEDEC JESD47 stress conditions. The integrated temperature sensor and bandgap reference enable on-chip thermal monitoring and calibration compensation in variable-temperature deployments.
What debug interface does the LPC1517JBD64Y support?
The LPC1517JBD64Y supports Serial Wire Debug (SWD) with four hardware breakpoints and two watchpoints, enabled by default on SWCLK (Pin 43) and SWDIO (Pin 44). It does not require JTAG TDI/TDO/TMS pins for basic debug, reducing pin count and layout complexity. SWD allows full memory access, register inspection, and real-time trace via compatible debug probes (e.g., LPC-Link2, SEGGER J-Link).
LPC1517JBD64Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- LPC15xx
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- CANbus, I2C, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 46
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 24x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1517JBD64Y FAQ
1.How can I place an order for LPC1517JBD64Y through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1517JBD64Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1517JBD64Y reliable?
The price and inventory of LPC1517JBD64Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1517JBD64Y is usually 5 days.
3.What payment methods are accepted for LPC1517JBD64Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1517JBD64Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1517JBD64Y?
LPC1517JBD64Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1517JBD64Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1517JBD64Y?
For technical support, including LPC1517JBD64Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1517JBD64Y requirements.
6.How does Aetrix verify that LPC1517JBD64Y is sourced from the original manufacturer or authorized distributors?
All LPC1517JBD64Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1517JBD64Y meets industry standards.
7.What is the process for return or replacement of LPC1517JBD64Y?
All LPC1517JBD64Y units undergo pre-shipment inspection (PSI). If there is an issue with LPC1517JBD64Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1517JBD64Y part is unused and in its original packaging.
Return procedure for LPC1517JBD64Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1517JBD64Y Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

