NXP Semiconductors LPC1547JBD48QL
- Part No.:
- LPC1547JBD48QL
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
LPC1547JBD48QL.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,240
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1547JBD48QL from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller designed for industrial motor control and digital power applications. It operates at up to 72 MHz, integrates 64 kB flash, 12 kB SRAM, 4 kB EEPROM, one 12-bit DAC, two 12-bit ADCs (9/7 channels), four analog comparators, USB 2.0 full-speed device interface, C_CAN, and four State Configurable Timers (SCTimer/PWM) - all in an LQFP48 package rated for −40 °C to +105 °C.
For engineers reviewing the LPC1547JBD48QL datasheet, LPC1547JBD48QL pinout, LPC1547JBD48QL application, or LPC1547JBD48QL equivalent, key selection criteria include its 48-pin LQFP footprint, integrated SCT subsystem for event-driven PWM/motor timing, dual ADC with independent trigger sequences, USB+CAN coexistence, and low-power operation down to Deep power-down mode with RTC wake-up capability.
Technical Context
The LPC1547JBD48QL implements an ARM Cortex-M3 core (r2p1) with Harvard architecture, 3-stage pipeline, and internal prefetch unit supporting speculative branching. Its memory subsystem includes 64 kB flash (256-byte page erase), 12 kB SRAM, and 4 kB EEPROM, managed via Memory Protection Unit (MPU) and boot ROM APIs for USB/CAN/USART ISP.
Peripheral integration centers on the SCTimer/PWM subsystem - four configurable timers with input pre-processor (SCTIPU), dither engine, and direct linkage to ADC thresholds and comparator outputs - enabling closed-loop motor control without CPU intervention. Clocking uses system PLL (up to 72 MHz), USB PLL, and SCT PLL, with multiple oscillator options including 12 MHz IRC (±1 %), crystal (1–25 MHz), and 32 kHz RTC oscillator.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 (r2p1), 72 MHz max - enables deterministic real-time execution with NVIC and MPU for safety-critical firmware. |
| Memory | 64 kB flash / 12 kB SRAM / 4 kB EEPROM - sufficient for field-upgradable motor control algorithms with non-volatile parameter storage. |
| ADC | Two 12-bit ADCs: ADC0 (9 ch) & ADC1 (7 ch), 2 Msamples/s - supports simultaneous sampling of current/voltage feedback in 3-phase inverters. |
| DAC | One 12-bit DAC, 500 kSamples/s - provides precise analog reference generation for sensor calibration or bias control. |
| Timers | Four SCTimers + MRT + WWDT + RTC - SCTimers enable hardware-based PWM generation, capture, and state transitions triggered by analog events or external signals. |
| Connectivity | USB 2.0 FS device + C_CAN + 3× USART + 2× SPI + FM+ I²C - enables host communication, industrial bus interfacing, and multi-protocol peripheral control. |
| Power Range | 2.4 V to 3.6 V supply, −40 °C to +105 °C - suitable for under-hood automotive and industrial environments with wide thermal margins. |
Pinout & Package
LQFP48 package (7 × 7 × 1.4 mm, SOT313-2), 48-pin quad flat lead with exposed pad; compatible with standard reflow profiles and manual inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1–12, 14–20, 22–29, 31–36, 39, 42, 47 | GPIO / Peripheral Multiplexed I/O | Configurable as digital I/O, ADC inputs (ADC0_0–ADC0_10, ADC1_1–ADC1_9), SCT outputs (SCT0_OUT3–SCT2_OUT4), or analog comparator inputs (ACMP0_I3/I4, ACMP1_I3, ACMP2_I3). |
| 13, 19, 48 | Analog Output / Reference | PIO0_12/DAC_OUT delivers 0–VDDA analog output; VREFP_ADC/VREFN set ADC reference; VREFP_DAC_VDDCMP supplies DAC/comparator reference. |
| 17, 16, 21, 20 | Analog Power | VSSA and VDDA provide dedicated analog ground and supply (2.4–3.6 V) to minimize noise coupling into ADC/DAC/comparator circuits. |
| 24, 25, 35, 36 | USB Interface | USB_DP/USB_DM pins support full-speed USB 2.0 device operation with integrated PHY - no external transceiver required. |
| 33, 34, 29, 28 | Debug & Reset | SWDIO/SWCLK enable Serial Wire Debug; RESET asserts hardware reset; PIO0_17/WAKEUP triggers wake-up from Deep power-down mode. |
| 37, 38, 26, 25 | Oscillator & RTC | XTALIN/XTALOUT support external crystal (1–25 MHz); RTCXIN/RTCXOUT connect to 32.768 kHz RTC crystal for battery-backed timekeeping and wake-up. |
Key Features
| Feature | Design Value |
|---|---|
| SCTimer/PWM Subsystem | Four independent State Configurable Timers with input pre-processor (SCTIPU) - enables hardware-triggered PWM edge placement, abort handling, and direct integration with ADC threshold interrupts for motor FOC. |
| Dual Independent ADCs | Two 12-bit ADCs (9/7 channels each), 2 Msamples/s max, with separate trigger sources - allows concurrent sampling of phase currents and DC-link voltage without software arbitration. |
| Integrated Analog Comparators | Four voltage comparators (ACMP0–ACMP3) with internal reference and glitch filtering - provide fast overcurrent detection and feed directly into SCTimer events or ADC triggers. |
| Low-Power Operation | Deep power-down mode with RTC wake-up (1 kHz timer), plus Sleep/Deep-sleep/Power-down modes - reduces standby power to µA range while retaining RTC and wake-up capability. |
| Boot & Firmware Update | ROM-based USB/CAN/USART ISP with IAP support - enables field firmware updates without external programmer; ISP_0/ISP_1 pins configure boot source on LQFP48. |
Applications
| Motion Control Drive | Solar Inverter |
|---|---|
Use Scenario: Closed-loop control of BLDC or PMSM motors in HVAC compressors or industrial pumps using space-vector modulation. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, managing gate driver timing via SCTimer PWM outputs, and sampling current sensors via dual ADCs with synchronized triggers. Use Value: Hardware-accelerated SCT subsystem offloads CPU from PWM timing and fault response, enabling <1 µs overcurrent shutdown and sub-100 ns PWM edge jitter. | Use Scenario: MPPT tracking and grid-synchronization in single-phase string inverters with anti-islanding protection. IC Role / Device Role / Timing Role: System MCU coordinating DC-DC boost stage, H-bridge inverter, isolation monitoring, and grid interface via C_CAN and USB diagnostics. Use Value: Integrated C_CAN and USB 2.0 allow simultaneous grid-compliance reporting (via CANopen) and local commissioning (via USB CDC), reducing BOM count by eliminating dual-interface bridge ICs. |
| Digital Power Supply | Factory Automation I/O Module |
Use Scenario: High-efficiency AC-DC or DC-DC power conversion with adaptive loop compensation and digital thermal management. IC Role / Device Role / Timing Role: Primary controller implementing PID loops, measuring output voltage/current via ADCs, generating gate drive signals via SCTimer PWM, and monitoring temperature via on-chip sensor. Use Value: On-chip temperature sensor and 12-bit DAC enable self-calibrating thermal derating without external components; 4 kB EEPROM stores aging-compensation coefficients. | Use Scenario: DIN-rail mounted remote I/O node collecting analog sensor data (4–20 mA, 0–10 V) and controlling solenoids/relays in PLC-peripheral networks. IC Role / Device Role / Timing Role: Edge intelligence node performing local signal conditioning, alarm logic, and protocol translation between Modbus RTU (via USART) and EtherCAT (via external PHY). Use Value: Four analog comparators with programmable glitch filters detect fast transients (e.g., short-circuit events) and trigger immediate SCTimer-based shutdown before communication stack intervention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1549JBD48 | 256 kB flash, 36 kB SRAM, same peripherals and pinout - higher memory capacity with identical LQFP48 footprint. | Supports larger motor control firmware with multiple commutation profiles and extended diagnostics logging. | Select when firmware size exceeds 64 kB or additional SRAM is needed for complex filter banks or communication buffers. |
| LPC1547JBD64 | Same flash/SRAM/EEPROM, but LQFP64 package with 44 GPIOs (vs. 30 on LQFP48) and full 12/12 ADC channel access. | Enables more sensor inputs, isolated I/O expansion, or dual CAN/USB use cases requiring extra pins. | Select when design requires >30 GPIOs or full 12-channel ADC0/ADC1 utilization not available in LQFP48 variant. |
Compared with LPC1549JBD48, the LPC1547JBD48QL trades flash/SRAM for cost-sensitive compact designs; compared with LPC1547JBD64, it sacrifices GPIO count and ADC channel availability for board space reduction - making it optimal for space-constrained motor drives where 30 GPIOs and 9/7 ADC channels meet requirements.
Availability
LPC1547JBD48QL is available at Aetrix Electronics and suitable for motion control drives, solar inverters, and digital power supplies requiring stable component supply across industrial temperature ranges and long production lifecycles.
Supply support for LPC1547JBD48QL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC15xx product line was engineered specifically for high-precision motor control and digital power conversion, integrating SCTimer/PWM, dual ADCs, and analog comparators to replace discrete timing and analog signal chain components in industrial inverters and drives.
FAQ
What is the maximum operating frequency of the LPC1547JBD48QL?
The LPC1547JBD48QL features an ARM Cortex-M3 core with a maximum CPU clock frequency of 72 MHz. This is achieved using the system PLL, which can be driven by either the internal 12 MHz RC oscillator (trimmed to ±1 % accuracy) or an external crystal (1–25 MHz). The core maintains full performance across its specified industrial temperature range of −40 °C to +105 °C.
Does the LPC1547JBD48QL support USB and CAN simultaneously?
Yes, the LPC1547JBD48QL integrates both a full-speed USB 2.0 device controller with on-chip PHY and a C_CAN controller. These peripherals operate independently and can be used concurrently - for example, USB for host configuration and diagnostics while C_CAN handles real-time motor control messaging on an industrial fieldbus.
How many ADC channels are accessible in the LQFP48 package of the LPC1547JBD48QL?
In the LPC1547JBD48QL (LQFP48), ADC0 supports 9 input channels (ADC0_0 through ADC0_10, excluding ADC0_11) and ADC1 supports 7 input channels (ADC1_1 through ADC1_9). This reduced count versus the LQFP64/LQFP100 variants results from pin multiplexing constraints in the 48-pin package, as confirmed in Table 2 of the official datasheet.
What debug interfaces does the LPC1547JBD48QL provide?
The LPC1547JBD48QL supports Serial Wire Debug (SWD) via dedicated SWDIO and SWCLK pins (pins 33 and 29), with four hardware breakpoints and two watchpoints. It also supports JTAG boundary scan for PCB testing. No external debug probe is required beyond standard SWD-compatible tools such as LPC-Link2 or CMSIS-DAP adapters.
Is the LPC1547JBD48QL qualified for automotive applications?
No, the LPC1547JBD48QL is specified for industrial temperature range (−40 °C to +105 °C) and is not AEC-Q100 qualified. While its operating range overlaps with some automotive ambient conditions, it lacks automotive-specific qualification, failure-in-time (FIT) data, and enhanced ESD/EMC robustness required for under-hood or safety-critical vehicle systems. For automotive use, NXP's S32K series is recommended instead.
LPC1547JBD48QL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-LQFP
- Series:
- LPC15xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- CANbus, I2C, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 30
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 16x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1547JBD48QL FAQ
1.How can I place an order for LPC1547JBD48QL through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1547JBD48QL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1547JBD48QL reliable?
The price and inventory of LPC1547JBD48QL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1547JBD48QL is usually 5 days.
3.What payment methods are accepted for LPC1547JBD48QL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1547JBD48QL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1547JBD48QL?
LPC1547JBD48QL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1547JBD48QL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1547JBD48QL?
For technical support, including LPC1547JBD48QL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1547JBD48QL requirements.
6.How does Aetrix verify that LPC1547JBD48QL is sourced from the original manufacturer or authorized distributors?
All LPC1547JBD48QL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1547JBD48QL meets industry standards.
7.What is the process for return or replacement of LPC1547JBD48QL?
All LPC1547JBD48QL units undergo pre-shipment inspection (PSI). If there is an issue with LPC1547JBD48QL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1547JBD48QL part is unused and in its original packaging.
Return procedure for LPC1547JBD48QL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1547JBD48QL Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

