NXP Semiconductors LPC1547JBD64QL
- Part No.:
- LPC1547JBD64QL
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
LPC1547JBD64QL.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,015
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1547JBD64QL from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller designed for industrial motor control and digital power applications. It operates at up to 72 MHz, integrates 64 kB flash, 12 kB SRAM, 4 kB EEPROM, dual 12-bit ADCs (2 Msamples/s), one 12-bit DAC, four analog comparators, C_CAN, USB 2.0 full-speed device controller, and four State Configurable Timers (SCTimer/PWM) with input pre-processing.
For engineers reviewing the LPC1547JBD64QL datasheet, LPC1547JBD64QL pinout, LPC1547JBD64QL application, or LPC1547JBD64QL equivalent, key selection criteria include its LQFP64 package with 44 GPIOs, integrated SCT subsystem for event-driven PWM/motor timing, low-power operation down to Deep power-down mode, and support for USB/CAN/USART/I²C/ADC/DAC in a single-chip solution for motion and power conversion systems.
Technical Context
The LPC1547JBD64QL implements an ARM Cortex-M3 core (r2p1) with Harvard architecture, 3-stage pipeline, and integrated NVIC, MPU, and system tick timer. It supports Serial Wire Debug (SWD) with four breakpoints and two watchpoints, and includes a dedicated PMU for power management across Sleep, Deep-sleep, Power-down, and Deep power-down modes.
Its peripheral subsystem centers on the SCTimer/PWM with four independent timers, input pre-processor unit (SCTIPU), and direct integration with ADC thresholds, temperature sensor, and comparator outputs-enabling closed-loop motor control without CPU intervention. Clock generation uses a 12 MHz internal RC oscillator (±1 %), crystal oscillator (1–25 MHz), and three PLLs (system, USB, SCT).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 (r2p1), 72 MHz max - enables deterministic real-time control with low-latency interrupt handling and hardware divide/multiply. |
| Memory | 64 kB flash / 12 kB SRAM / 4 kB EEPROM - sufficient for compact firmware with non-volatile parameter storage and runtime data buffering. |
| Analog Peripherals | Dual 12-bit ADCs (2 Msamples/s, 12/12 channels), 12-bit DAC (500 kSamples/s), 4 comparators - supports high-resolution current/voltage sensing and analog feedback in motor drives. |
| Timer Subsystem | Four SCTimers with input pre-processor, 28 PWM outputs, dither engine - delivers flexible, event-triggered PWM generation with sub-cycle resolution for advanced commutation schemes. |
| Connectivity | USB 2.0 FS device (on-chip PHY), C_CAN, 3× USART, 2× SPI, FM+ I²C (1 Mbit/s) - enables host communication, fieldbus interoperability, and multi-protocol sensor/actuator interfacing. |
| Power & Environment | 2.4 V–3.6 V supply, −40 °C to +105 °C operating range, Deep power-down wake-up via RTC or external pin - suitable for harsh industrial environments with strict energy budgets. |
Pinout & Package
LPC1547JBD64QL is housed in a 64-pin LQFP package (10 × 10 × 1.4 mm, SOT314-2) with exposed pad for thermal performance. All pins support configurable pull-up/pull-down, open-drain mode, and digital glitch filtering.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64 | GPIO / Peripheral Multiplexing | 64-pin LQFP with 44 GPIOs (PIO0_0 to PIO1_11, PIO0_30/31, PIO1_0/1/2/3/4/5/6/7/8/9/10); each pin supports multiple functions via switch matrix (SWM) and input multiplexer (INPUT MUX). |
| USB_DP / USB_DM (Pins 47, 48) | USB 2.0 Full-Speed Interface | Differential USB data lines with integrated PHY - enables plug-and-play host communication without external transceiver. |
| RESET/PIO0_21 (Pin 45) | Reset Input / GPIO | Active-low reset input (50 ns pulse); also usable as general-purpose I/O when external reset not required. |
| SWDIO/PIO0_20 (Pin 44), SWCLK/PIO0_19 (Pin 40) | Debug Interface | Serial Wire Debug (SWD) interface - supports programming, real-time debugging, and trace with minimal pin count. |
| VDD (Pins 12, 22, 37, 52, 57), VSS (Pins 27, 26, 55, 56) | Power Supply | Dual VDD/VSS pairs per quadrant - improves noise immunity and decoupling for mixed-signal operation. |
Key Features
| Feature | Design Value |
|---|---|
| SCTimer/PWM subsystem | Four independent state-configurable timers with input pre-processor (SCTIPU) - enables hardware-accelerated, event-triggered PWM generation for BLDC/PMSM commutation without CPU overhead. |
| ADC trigger flexibility | Dual 12-bit ADCs with internal/external triggers and asynchronous clock sourcing from PLLs - allows synchronized sampling across multiple channels with jitter-free timing for current loop control. |
| Analog comparator integration | Four comparators with internal voltage reference and outputs routed to SCTimer/PWM and ADC - supports fast overcurrent protection and zero-crossing detection with sub-microsecond response. |
| Low-power capability | Deep power-down mode with RTC wake-up (1 kHz timer) and external pin wake-up (PIO0_17) - extends battery life in portable industrial sensors and reduces standby consumption in always-on systems. |
| Bootloader & ROM API | On-chip ROM with USB/CAN/USART boot options, IAP/ISP, and peripheral drivers (ADC, SPI, I²C, CAN, DMA) - accelerates firmware development and enables field updates without external programmer. |
Applications
| Motor Control | Solar Inverters |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase BLDC or PMSM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Central controller executing FOC algorithm, managing gate driver timing via SCTimer PWM outputs, and sampling phase currents via dual ADCs with synchronized triggers. Use Value: Hardware-accelerated SCT subsystem eliminates CPU load during PWM generation, enabling 20 kHz switching with <1 µs timing jitter and real-time current loop execution at 20 kHz. | Use Scenario: MPPT tracking and DC-AC inversion in single-phase string inverters with grid synchronization. IC Role / Device Role / Timing Role: Master controller coordinating ADC sampling of PV voltage/current, calculating MPPT, generating SPWM via SCTimer, and communicating with grid interface via C_CAN. Use Value: Integrated C_CAN and USB enable both local commissioning and remote monitoring; dual ADCs support simultaneous PV and AC measurement with <100 ns inter-channel skew. |
| Digital Power Supplies | Building Automation |
Use Scenario: Digital control of isolated DC-DC converters (e.g., LLC resonant) with adaptive dead-time and voltage-mode regulation. IC Role / Device Role / Timing Role: Real-time PWM generator using SCT dither engine for fine-grained duty cycle control, ADC-based output voltage/current sensing, and DAC-based reference generation. Use Value: 12-bit DAC provides stable, programmable voltage references; SCT dither improves effective resolution to 14 bits for precise regulation under dynamic load conditions. | Use Scenario: Smart lighting control node managing LED dimming, occupancy sensing, and DALI/KNX gateway functions. IC Role / Device Role / Timing Role: Multi-protocol interface hub running DALI stack over UART, driving PWM-dimmable LEDs via SCTimer, and reading ambient light/temperature via ADC/comparator. Use Value: Single-chip integration of USB (for configuration), C_CAN (for building bus), and analog peripherals reduces BOM cost and board space by >30% versus discrete MCU + interface IC solutions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1549JBD64 | 256 kB flash, 36 kB SRAM, same peripherals and pinout - higher memory capacity with identical LQFP64 footprint. | Supports larger firmware images (e.g., dual-bank OTA, complex GUI stacks) but requires no PCB change. | Select when firmware size exceeds 64 kB or future scalability is required; otherwise LPC1547JBD64 offers optimal cost/performance for resource-constrained motor/power apps. |
| LPC1517JBD64 | No USB interface, same flash/SRAM/peripherals - removes USB PHY and associated pins while retaining C_CAN, SCT, ADC, DAC. | Targeted at CAN-only industrial nodes where USB is unnecessary; lower BOM cost and reduced EMI risk. | Choose for CAN-centric applications (e.g., factory I/O modules) where USB connectivity is excluded; LPC1547JBD64 remains preferred when USB device functionality is needed. |
Compared with LPC1549JBD64 and LPC1517JBD64, the LPC1547JBD64 uniquely balances USB-enabled field serviceability, 64 kB flash for optimized motor control code, and full analog/timing peripheral set - making it the most cost-effective choice for mid-tier digital power and motion control designs requiring USB-CDC or DFU capability.
Availability
LPC1547JBD64QL is available at Aetrix Electronics and suitable for motor control, solar inverters, and digital power supplies requiring stable component supply, long-term industrial lifecycle support, and consistent parametric performance across temperature and voltage ranges.
Supply support for LPC1547JBD64QL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC15xx product line is engineered for real-time industrial control applications, emphasizing integrated analog/motor peripherals, low-power operation, and robust debug and firmware update capabilities - specifically targeting digital power conversion and precision motion systems.
FAQ
What is the maximum operating frequency of the LPC1547JBD64QL?
The LPC1547JBD64QL features an ARM Cortex-M3 core rated for operation up to 72 MHz. This maximum frequency is achievable using the system PLL driven by either the internal 12 MHz RC oscillator (trimmed to ±1 % accuracy) or an external crystal (1–25 MHz). The core maintains full performance across its specified temperature range (−40 °C to +105 °C) and supply voltage (2.4 V–3.6 V), with no derating required under typical industrial conditions. The LPC1547JBD64QL achieves deterministic real-time response at this speed due to its Harvard architecture and prefetch unit.
Does the LPC1547JBD64QL include USB functionality?
Yes, the LPC1547JBD64QL integrates a full-speed USB 2.0 device controller with an on-chip PHY, supporting USB device enumeration and standard class implementations (e.g., CDC, HID, MSC) without external transceivers. Pins 47 (USB_DP) and 48 (USB_DM) are dedicated for differential USB signaling. The ROM bootloader supports USB-based firmware updates (DFU mode), and the USB peripheral can be used concurrently with other interfaces like C_CAN and USARTs. This capability is confirmed in Table 2 of the LPC15xx datasheet and distinguishes LPC1547JBD64QL from non-USB variants such as LPC1517JBD64.
How many analog-to-digital converters does the LPC1547JBD64QL have, and what are their specifications?
The LPC1547JBD64QL includes two independent 12-bit successive-approximation ADCs (ADC0 and ADC1), each supporting up to 12 input channels. Both ADCs achieve a maximum sample rate of 2 Msamples/s with configurable conversion clocks derived from the system clock or dedicated PLLs. Each ADC supports two independent conversion sequences and multiple trigger sources (timer, SCT, external pin). These specifications are explicitly listed in Table 2 and Section 2.11 of the LPC15xx datasheet, confirming full dual-ADC capability for synchronous current/voltage sensing in motor control applications.
What package type and pin count does the LPC1547JBD64QL use?
The LPC1547JBD64QL is supplied in an LQFP64 package (plastic low-profile quad flat package) with 64 leads, body dimensions of 10 mm × 10 mm × 1.4 mm, and standard SOT314-2 footprint. This package is verified in Table 1 and Figure 6 of the LPC15xx datasheet, which shows the pin configuration for "LPC1547JBD64" - the base part number without the 'QL' suffix, where 'QL' denotes tape-and-reel packaging per NXP's ordering convention. The LQFP64 variant provides 44 GPIOs and full peripheral access, including USB, C_CAN, and all analog resources.
Can the LPC1547JBD64QL operate in low-power modes, and how is wake-up handled?
Yes, the LPC1547JBD64QL supports four low-power modes: Sleep, Deep-sleep, Power-down, and Deep power-down. Wake-up from Deep power-down is possible via the RTC alarm (with 1 s or 1 ms resolution), the RTC high-resolution 1 kHz wake-up timer, or external activity on dedicated pins (e.g., PIO0_17). The PMU manages power states, and ROM APIs provide configuration for all modes. This behavior is documented in Sections 2.17 and 8.3 of the LPC15xx datasheet, and the Deep power-down current is specified at ≤1.5 µA with RTC active - critical for battery-backed industrial sensors.
LPC1547JBD64QL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- LPC15xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- CANbus, I2C, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 44
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 24x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1547JBD64QL FAQ
1.How can I place an order for LPC1547JBD64QL through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1547JBD64QL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1547JBD64QL reliable?
The price and inventory of LPC1547JBD64QL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1547JBD64QL is usually 5 days.
3.What payment methods are accepted for LPC1547JBD64QL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1547JBD64QL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1547JBD64QL?
LPC1547JBD64QL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1547JBD64QL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1547JBD64QL?
For technical support, including LPC1547JBD64QL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1547JBD64QL requirements.
6.How does Aetrix verify that LPC1547JBD64QL is sourced from the original manufacturer or authorized distributors?
All LPC1547JBD64QL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1547JBD64QL meets industry standards.
7.What is the process for return or replacement of LPC1547JBD64QL?
All LPC1547JBD64QL units undergo pre-shipment inspection (PSI). If there is an issue with LPC1547JBD64QL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1547JBD64QL part is unused and in its original packaging.
Return procedure for LPC1547JBD64QL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1547JBD64QL Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

