NXP Semiconductors LPC1549JBD100K
- Part No.:
- LPC1549JBD100K
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
LPC1549JBD100K.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:122
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1549JBD100K from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller designed for industrial motor control and digital power applications. It operates at up to 72 MHz, integrates 256 kB flash, 36 kB SRAM, 4 kB EEPROM, dual 12-bit 2 Msamples/s ADCs, one 12-bit DAC, C_CAN, USB 2.0 full-speed device controller with on-chip PHY, and four State Configurable Timers (SCTimer/PWM) - enabling precise real-time motor commutation and closed-loop analog feedback.
For engineers reviewing the LPC1549JBD100K datasheet, LPC1549JBD100K pinout, LPC1549JBD100K application, or LPC1549JBD100K equivalent, key selection criteria include its LQFP100 package with 76 GPIOs, integrated SCTIPU for immediate timer abort handling, RTC wake-up from Deep power-down, and support for high-resolution PWM generation with dither engine for improved edge resolution in motion drives.
Technical Context
The LPC1549JBD100K implements an ARM Cortex-M3 core (r2p1) with Harvard architecture, 3-stage pipeline, and internal prefetch unit supporting speculative branching. Its memory subsystem includes 256 kB flash with 256-byte page erase, 36 kB SRAM, and 4 kB EEPROM - all accessible via AHB multilayer matrix with DMA arbitration.
Peripheral integration centers on deterministic timing: four SCTimers with input pre-processor unit (SCTIPU), dual ADCs with independent trigger sources and asynchronous clocking options, and C_CAN with dedicated message RAM. Clock generation uses system PLL (up to 72 MHz), USB PLL, and SCT PLL - each independently configurable for jitter-sensitive subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 (r2p1), 72 MHz max - enables deterministic real-time execution with NVIC and MPU for safety-critical firmware partitioning. |
| Memory | 256 kB flash / 36 kB SRAM / 4 kB EEPROM - supports field-upgradable firmware, runtime parameter storage, and boot loader persistence without external memory. |
| Analog Peripherals | Dual 12-bit ADCs (2 Msamples/s, 12/12 channels), 12-bit DAC (500 kSamples/s), 4 comparators - enables simultaneous current/voltage sensing and analog feedback in servo loops. |
| Timer Subsystem | Four SCTimers with 28 PWM outputs, dither engine, and SCTIPU - delivers sub-microsecond PWM edge placement accuracy and hardware-triggered fault response for motor FOC. |
| Serial Interfaces | USB 2.0 FS device (on-chip PHY), 3× USART, 2× SPI, 1× Fast-mode Plus I²C, 1× C_CAN - provides robust host communication and industrial bus connectivity with DMA offload. |
| Power & Packaging | 2.4 V–3.6 V supply, −40 °C to +105 °C operation, LQFP100 (14 × 14 mm) - suitable for extended-temperature industrial environments with high I/O density requirements. |
Pinout & Package
LQFP100 plastic low-profile quad flat package (14 × 14 × 1.4 mm), 100 leads, lead pitch 0.5 mm. Pin 1 index marked by dot or bevelled corner per JEDEC standard.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1–100 | Configurable I/O or peripheral function | All pins support switch matrix routing; fixed functions include PIO0_0–PIO0_31, PIO1_0–PIO1_31, PIO2_0–PIO2_3, plus dedicated signals like USB_DP/DM, RESET, SWDIO/SWCLK, RTCXIN/RTCXOUT, XTALIN/XTALOUT, VDD/VSS, VDDA/VSSA, VREFP_ADC/VREFN, DAC_OUT, and SCTimer/PWM outputs. |
| Pins 1, 2, 3, 4, 5, 6, 7, 8, 9, 12, 15, 18, 19, 21, 22, 23, 24, 28, 33, 34, 40, 41, 45, 46, 47, 48, 55, 56, 65, 66, 67, 68, 70, 74, 75, 77, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 92, 94, 96, 99 | GPIO with PU/PD, open-drain, glitch filter | 76 total GPIOs - programmable pull-up/down, digital invert, and glitch filtering enable robust noise immunity in factory automation interfaces. |
| Pins 35, 36 | USB 2.0 full-speed differential pair | On-chip PHY eliminates need for external transceiver; supports enumeration and CDC/DFU class implementations without layout complexity. |
| Pins 43, 44, 45, 46, 47, 48, 90, 93, 95, 97, 98, 100 | SCTimer/PWM outputs | 12 dedicated SCT outputs (e.g., SCT0_OUT3–SCT0_OUT7, SCT1_OUT3–SCT1_OUT7, SCT2_OUT3–SCT2_OUT5, SCT3_OUT3–SCT3_OUT5) - enable multi-phase motor drive with independent dead-time insertion. |
| Pins 13, 14, 16, 17, 20, 26, 37, 38, 78, 79 | Analog inputs/outputs | VDDA/VSSA, VREFP_ADC/VREFN, DAC_OUT, ADC0_0–ADC0_11, ADC1_0–ADC1_11, ACMP0_I1–ACMP3_I4 - support precision analog signal chain with internal reference and temperature sensor. |
Key Features
| Feature | Design Value |
|---|---|
| SCTimer/PWM subsystem | Four independent state-configurable timers with input pre-processor unit (SCTIPU) - enables hardware-accelerated motor control logic (e.g., Hall sensor decoding, overcurrent shutdown) without CPU intervention. |
| Dual high-speed ADCs | Two 12-bit ADCs sampling at 2 Msamples/s with separate trigger sources and asynchronous clock domains - allows simultaneous current and voltage sampling for vector control with <1 µs inter-channel skew. |
| Integrated C_CAN controller | Full CAN 2.0B compliance with message RAM and transmit/receive FIFOs - supports deterministic real-time communication in distributed motor drives and solar inverter stacks. |
| Low-power operation | Deep power-down mode with RTC wake-up and 50 ns pulse detection on PIO0_17 - reduces standby power to µA range while maintaining precise timekeeping and fast wake-up for event-driven control. |
| Flexible clocking | Three independent PLLs (system, USB, SCT) with selectable clock sources (IRC, crystal, watchdog oscillator) - isolates timing domains to prevent jitter coupling between CPU, USB, and PWM subsystems. |
Applications
| Motion Drives | Solar Inverters |
|---|---|
Use Scenario: Closed-loop field-oriented control of 3-phase BLDC/PMSM motors in CNC spindles and robotic joints. IC Role / Device Role / Timing Role: Real-time motor commutation controller with synchronized ADC sampling, PWM generation, and CAN-based command interface. Use Value: SCTimer dither engine achieves 15-bit effective PWM resolution; dual ADCs capture phase currents within 500 ns skew for accurate torque estimation. | Use Scenario: MPPT tracking and grid-synchronization in single-phase string inverters operating at 25 kHz switching frequency. IC Role / Device Role / Timing Role: Digital power controller managing DC-DC boost stage and H-bridge inverter with isolation-aware communication. Use Value: C_CAN handles PV array monitoring; USB enables firmware updates; RTC alarm triggers daily self-test routines during nighttime shutdown. |
| Industrial Automation | Digital Power Supplies |
Use Scenario: Programmable logic controller (PLC) I/O module with analog input conditioning and fieldbus gateway functionality. IC Role / Device Role / Timing Role: Sensor interface hub aggregating 16-channel analog inputs, executing local PID loops, and forwarding data via C_CAN or USB. Use Value: 76 GPIOs support mixed digital/analog I/O; EEPROM stores calibration coefficients; temperature sensor compensates ADC gain drift across −40 °C to +105 °C. | Use Scenario: Adaptive voltage regulator (AVR) for FPGA or ASIC power rails requiring dynamic VID adjustment and telemetry. IC Role / Device Role / Timing Role: Telemetry processor acquiring rail voltages/currents, calculating efficiency, and adjusting DAC-setpoint via SMBus/I²C. Use Value: Fast-mode Plus I²C (1 Mbit/s) enables rapid configuration updates; 12-bit DAC sets reference voltage with ±1 LSB INL; comparators detect overvoltage faults in <100 ns. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1548JBD100 | 128 kB flash, 20 kB SRAM, no USB PHY - identical peripheral set otherwise. | Targeted at cost-sensitive motor control where USB device functionality is unnecessary. | Select when firmware size ≤128 kB and host communication uses CAN/USART only. |
| LPC1769FBD100 | ARM Cortex-M3 at 120 MHz, 512 kB flash, Ethernet MAC, no SCTimer - adds USB Host/OTG and LCD controller. | Better suited for HMI-integrated gateways or networked PLCs requiring TCP/IP stack offload. | Choose when Ethernet connectivity or larger code footprint justifies higher BOM cost and power consumption. |
Compared with LPC1548JBD100, the LPC1549JBD100 adds 128 kB flash and integrated USB PHY for firmware updates and diagnostics; versus LPC1769FBD100, it trades raw CPU speed and Ethernet for superior analog timing precision and lower power in motor control loops.
Availability
LPC1549JBD100K is available at Aetrix Electronics and suitable for motion drives, solar inverters, industrial automation, and digital power supplies requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for LPC1549JBD100K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC15xx product line was engineered specifically for high-precision analog-intensive embedded control - emphasizing deterministic timing, integrated motor control peripherals (SCTimer/PWM), and robust industrial-grade analog signal acquisition.
FAQ
What is the maximum operating frequency of the LPC1549JBD100K?
The LPC1549JBD100K features an ARM Cortex-M3 core rated for up to 72 MHz operation. This frequency is achieved using the system PLL, which can be driven by the internal 12 MHz RC oscillator (trimmed to ±1 %) or an external crystal (1–25 MHz). The core maintains full performance across the specified industrial temperature range (−40 °C to +105 °C) and supply voltage (2.4 V–3.6 V).
Does the LPC1549JBD100K include a USB physical layer?
Yes, the LPC1549JBD100K integrates a full-speed USB 2.0 device controller with an on-chip PHY. Pins 35 (USB_DM) and 36 (USB_DP) provide direct differential signaling compliant with USB 2.0 specifications. This eliminates the need for external transceivers and simplifies PCB layout for diagnostic interfaces, firmware updates, and CDC-class virtual COM port implementations.
How many analog-to-digital converters does the LPC1549JBD100K have, and what are their key specs?
The LPC1549JBD100K includes two independent 12-bit ADCs (ADC0 and ADC1), each supporting up to 12 input channels and sampling rates up to 2 Msamples/s. Each ADC has two independent conversion sequences, multiple trigger sources (including SCTimer match events and comparator outputs), and optional asynchronous clocking from dedicated PLLs - enabling precise, low-skew sampling for motor current reconstruction and power quality monitoring.
What packaging and pin count does the LPC1549JBD100K use?
The LPC1549JBD100K is supplied in an LQFP100 package: a 100-lead, plastic low-profile quad flat package measuring 14 mm × 14 mm × 1.4 mm with 0.5 mm lead pitch. Pin 1 is identified by a dot or bevelled corner. This package provides 76 general-purpose I/O pins, including dedicated USB, CAN, RTC, and crystal oscillator connections - optimized for high-density industrial control boards.
Is the LPC1549JBD100K supported by NXP's ROM-based drivers and boot loader?
Yes, the LPC1549JBD100K includes 32 kB of on-chip ROM containing validated drivers and boot firmware. This ROM supports USB, C_CAN, USART, SPI, I²C, ADC, DAC, DMA, and Flash IAP/ISP operations - reducing firmware development time and ensuring reliable field updates. Boot options include flash, USB, C_CAN, or USART, with configurable pin-based ISP entry on reset.
LPC1549JBD100K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LQFP
- Series:
- LPC15xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- CANbus, I2C, SPI, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, POR, PWM, WDT
- Number of I/O:
- 76
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 36K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 24x12b SAR; D/A 1x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1549JBD100K FAQ
1.How can I place an order for LPC1549JBD100K through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1549JBD100K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1549JBD100K reliable?
The price and inventory of LPC1549JBD100K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1549JBD100K is usually 5 days.
3.What payment methods are accepted for LPC1549JBD100K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1549JBD100K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1549JBD100K?
LPC1549JBD100K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1549JBD100K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1549JBD100K?
For technical support, including LPC1549JBD100K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1549JBD100K requirements.
6.How does Aetrix verify that LPC1549JBD100K is sourced from the original manufacturer or authorized distributors?
All LPC1549JBD100K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1549JBD100K meets industry standards.
7.What is the process for return or replacement of LPC1549JBD100K?
All LPC1549JBD100K units undergo pre-shipment inspection (PSI). If there is an issue with LPC1549JBD100K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1549JBD100K part is unused and in its original packaging.
Return procedure for LPC1549JBD100K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1549JBD100K Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

