My Inquiry
My Account
NXP Semiconductors LPC1758FBD80/P1K
- Part No.:
- LPC1758FBD80/P1K
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
LPC1758FBD80/P1K.pdf
- Description:
- IC MCU 32BIT 512KB 80LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,489
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1758FBD80/P1K from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller operating at up to 100 MHz, featuring 512 kB flash, 64 kB SRAM (32+16+16), Ethernet MAC with RMII, USB 2.0 Host/Device/OTG, dual CAN 2.0B, I²S, 10-bit DAC, and 52 GPIO pins - deployed in industrial networking gateways requiring real-time protocol bridging and deterministic peripheral control.
For engineers reviewing the LPC1758FBD80/P1K datasheet, LPC1758FBD80/P1K pinout, LPC1758FBD80/P1K application, or LPC1758FBD80/P1K equivalent, key selection criteria include Ethernet + USB + dual CAN coexistence, 100 MHz deterministic timing, on-chip DMA-accelerated peripherals, and LQFP80 package compatibility with legacy LPC17xx PCB layouts.
Technical Context
The LPC1758FBD80/P1K implements an ARM Cortex-M3 core with Harvard architecture, 3-stage pipeline, and integrated MPU supporting eight memory regions. Its multilayer AHB matrix enables concurrent CPU, GPDMA, Ethernet MAC, and USB controller access without arbitration delay.
Peripheral integration includes dedicated DMA channels for Ethernet (LPC1758-only), USB, SSP, I²S, UARTs, ADC, and DAC - all accessible via APB bridges with split bus topology to minimize CPU-DMA contention. The device supports full-speed USB 2.0 OTG with on-chip PHY and RMII-based 10/100 Mbps Ethernet with dedicated DMA controller.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 with 3-stage pipeline, Harvard architecture, and NVIC - enables deterministic interrupt latency under 12 cycles. |
| Max Clock Frequency | 100 MHz - sustained zero-wait-state operation enabled by flash accelerator. |
| Memory | 512 kB flash + 64 kB SRAM (32 kB CPU-local + two 16 kB AHB blocks) - supports Ethernet/USB/DMA buffer allocation without external RAM. |
| Ethernet Interface | RMII-compliant MAC with dedicated DMA - eliminates software overhead for packet processing in embedded gateway applications. |
| USB Support | Full-speed USB 2.0 Host/Device/OTG with on-chip PHY - enables dual-role connectivity without external transceiver. |
| Analog Peripherals | 12-bit ADC (6-channel, 200 kSPS) + 10-bit DAC with timer-triggered conversion - suitable for closed-loop motor control feedback and audio waveform generation. |
| Communication Interfaces | Dual CAN 2.0B, four UARTs (one with RS-485/EIA-485), two I²C (400 kbit/s), two SSP, SPI, and I²S - enables multi-protocol industrial fieldbus interfacing. |
Pinout & Package
Package: 80-pin LQFP (12 mm × 12 mm × 1.4 mm, SOT315-1), 5 V-tolerant I/O with configurable pull-up/down and open-drain mode.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0[29]/USB_D+ | USB bidirectional data line | Full-speed USB D+ signal routed directly to on-chip PHY - no external termination required. |
| P0[30]/USB_D− | USB bidirectional data line | Full-speed USB D− signal routed directly to on-chip PHY - differential pair impedance matched to 90 Ω. |
| P1[0]/ENET_TXD0 | Ethernet transmit data bit 0 | RMII interface output for 10/100 Mbps Ethernet - requires external PHY only for MII or GMII modes. |
| P1[9]/ENET_RXD0 | Ethernet receive data bit 0 | RMII interface input for 10/100 Mbps Ethernet - synchronous to ENET_REF_CLK (50 MHz). |
| P0[26]/AOUT | DAC analog output | 10-bit voltage-mode DAC output with dedicated conversion timer - drives audio codecs or analog setpoints without external DAC IC. |
| TCK/SWDCLK | JTAG/SWD clock input | Test clock for boundary scan and Serial Wire Debug - supports non-intrusive real-time tracing via Emulation Trace Module. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Ethernet MAC + RMII | Enables standalone industrial Ethernet node implementation without external MAC/PHY - reduces BOM count and board area. |
| Dual CAN 2.0B controllers | Supports simultaneous CANopen and J1939 communication stacks on separate buses - critical for vehicle telematics and factory automation gateways. |
| I²S + DAC + ADC combo | Allows full-duplex digital audio path with hardware-synchronized sample rates - used in voice-enabled HMI and audio monitoring systems. |
| Eight-channel GPDMA | Offloads CPU from high-bandwidth transfers between Ethernet, USB, SSP, and memory - maintains 100 MHz CPU bandwidth for application logic. |
| Power management unit (PMU) | Automatically configures regulators for Sleep, Deep-sleep, Power-down, and Deep power-down modes - extends battery life in always-on edge nodes. |
Applications
| Industrial Networking Gateway | Motor Control Hub |
|---|---|
Use Scenario: Protocol translation between Modbus RTU (RS-485), CAN bus, and Ethernet TCP/IP in factory floor controllers. IC Role / Device Role / Timing Role: Central MCU managing dual CAN interfaces, four UARTs with RS-485 support, Ethernet MAC, and real-time scheduling of protocol stacks. Use Value: Eliminates need for external protocol bridge ICs by integrating dual CAN, RMII Ethernet, and multiple UARTs with hardware flow control - reduces system latency and component count. | Use Scenario: Closed-loop three-phase BLDC motor control with current sensing, position feedback, and thermal monitoring. IC Role / Device Role / Timing Role: Real-time motor controller executing FOC algorithms using motor control PWM, quadrature encoder interface, and 12-bit ADC sampling at 200 kHz. Use Value: On-chip motor control PWM with six complementary outputs and dead-time insertion, plus integrated ADC/DAC, enables compact inverter design without external gate drivers or analog front-ends. |
| Smart Energy Metering | Audio-Enabled Alarm System |
Use Scenario: DIN-rail mounted eMeter with pulse counting, tamper detection, RS-485 communication, and secure firmware updates over Ethernet. IC Role / Device Role / Timing Role: Main processor handling metrology calculations, RTC-backed time-stamping, secure boot, and dual-interface communication (Ethernet + RS-485). Use Value: Integrated RTC with battery backup, Code Read Protection (CRP), and Ethernet/UART coexistence ensures regulatory compliance and secure remote firmware deployment. | Use Scenario: Residential security panel with voice prompts, siren modulation, and microphone input for voice verification. IC Role / Device Role / Timing Role: Audio subsystem controller using I²S interface to codec, 10-bit DAC for siren tone generation, and 12-bit ADC for microphone pre-amplifier digitization. Use Value: Hardware-synchronized I²S + DAC + ADC eliminates external audio codec IC and reduces jitter in voice playback - improves intelligibility of alarm announcements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1768FBD100 | 100-pin LQFP, 512 kB flash, 64 kB SRAM, same peripheral set but adds SD/MMC host controller and higher GPIO count (70 pins). | Required when SD card logging or expanded I/O is needed; incompatible pinout prevents drop-in replacement. | Select LPC1768FBD100 only if SD/MMC interface or >52 GPIOs are mandatory - LPC1758FBD80/P1K remains optimal for space-constrained Ethernet+CAN designs. |
| LPC1778FBD100 | 100-pin LQFP, adds USB HS device support, Ethernet PHY interface, and enhanced security features including AES engine. | Suitable for USB high-speed peripheral applications or where cryptographic acceleration is required - not pin-compatible. | Choose LPC1778FBD100 for USB HS or AES-based secure boot; LPC1758FBD80/P1K delivers better cost/performance for standard Ethernet+CAN+USB FS use cases. |
Compared with LPC1768FBD100 and LPC1778FBD100, the LPC1758FBD80/P1K provides identical core performance and peripheral functionality in a smaller 80-pin footprint - making it the preferred choice for cost-sensitive, space-constrained industrial gateways where SD/MMC or USB HS are unnecessary.
Availability
LPC1758FBD80/P1K is available at Aetrix Electronics and suitable for industrial networking gateways, motor control hubs, smart energy metering, and audio-enabled alarm systems requiring stable component supply across long-lifecycle production programs.
Supply support for LPC1758FBD80/P1K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The LPC17xx family was designed specifically for real-time industrial control and protocol bridging - emphasizing deterministic Ethernet/CAN/USB coexistence, robust power management, and high peripheral integration in compact packages.
FAQ
What is the maximum operating frequency of the LPC1758FBD80/P1K?
The LPC1758FBD80/P1K operates at a maximum CPU frequency of 100 MHz. This speed is sustained with zero wait states in flash execution due to its integrated flash accelerator. The ARM Cortex-M3 core uses a 3-stage pipeline and Harvard architecture to deliver deterministic real-time performance essential for industrial control loops and protocol stack timing in the LPC1758FBD80/P1K.
Does the LPC1758FBD80/P1K include an Ethernet MAC with RMII support?
Yes, the LPC1758FBD80/P1K integrates a full Ethernet MAC with RMII interface and dedicated DMA controller - a feature exclusive to the LPC1758 within the LPC175x series. It supports 10/100 Mbps operation and requires only an external PHY for physical layer connectivity. This capability is confirmed in Table 2 and Section 2 of the official NXP datasheet for the LPC1758FBD80/P1K.
How much flash and SRAM memory does the LPC1758FBD80/P1K provide?
The LPC1758FBD80/P1K provides 512 kB of on-chip flash memory and 64 kB of total SRAM, structured as 32 kB local to the CPU plus two independent 16 kB AHB SRAM blocks. These SRAM blocks are optimized for Ethernet, USB, and DMA operations - enabling concurrent high-bandwidth peripheral access without CPU contention in the LPC1758FBD80/P1K.
What communication interfaces are supported by the LPC1758FBD80/P1K?
The LPC1758FBD80/P1K supports dual CAN 2.0B controllers, four UARTs (one with RS-485/EIA-485 support), two I²C-bus interfaces (400 kbit/s), two SSP controllers, SPI, I²S (for digital audio), USB 2.0 Full-Speed Host/Device/OTG, and RMII-based Ethernet. All interfaces are hardware-accelerated with GPDMA support - verified in Sections 2 and 7 of the NXP LPC1759_58_56_54_52_51 datasheet for the LPC1758FBD80/P1K.
Is the LPC1758FBD80/P1K pin-compatible with other LPC17xx variants?
The LPC1758FBD80/P1K shares the same 80-pin LQFP package (SOT315-1) and pinout with LPC1759FBD80, LPC1756FBD80, LPC1754FBD80, LPC1752FBD80, and LPC1751FBD80 - enabling direct substitution within the same family. However, feature availability (e.g., Ethernet, I²S, DAC) varies per variant, so firmware and peripheral initialization must be validated per specific part number, including the LPC1758FBD80/P1K.
LPC1758FBD80/P1K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 80-LQFP
- Series:
- LPC17xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit
- Speed:
- 100MHz
- Connectivity:
- CANbus, Ethernet, I2C, IrDA, Microwire, SPI, SSI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 52
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 6x12b SAR; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1758FBD80/P1K FAQ
1.How can I place an order for LPC1758FBD80/P1K through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1758FBD80/P1K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1758FBD80/P1K reliable?
The price and inventory of LPC1758FBD80/P1K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1758FBD80/P1K is usually 5 days.
3.What payment methods are accepted for LPC1758FBD80/P1K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1758FBD80/P1K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1758FBD80/P1K?
LPC1758FBD80/P1K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1758FBD80/P1K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1758FBD80/P1K?
For technical support, including LPC1758FBD80/P1K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1758FBD80/P1K requirements.
6.How does Aetrix verify that LPC1758FBD80/P1K is sourced from the original manufacturer or authorized distributors?
All LPC1758FBD80/P1K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1758FBD80/P1K meets industry standards.
7.What is the process for return or replacement of LPC1758FBD80/P1K?
All LPC1758FBD80/P1K units undergo pre-shipment inspection (PSI). If there is an issue with LPC1758FBD80/P1K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1758FBD80/P1K part is unused and in its original packaging.
Return procedure for LPC1758FBD80/P1K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1758FBD80/P1K Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
