My Inquiry
My Account
NXP Semiconductors LPC1758FBD80Y
- Part No.:
- LPC1758FBD80Y
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
LPC1758FBD80Y.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 80LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,208
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1758FBD80Y from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller operating at up to 100 MHz, featuring 512 kB flash, 64 kB SRAM (32+16+16 kB), integrated Ethernet MAC with RMII, dual CAN 2.0B controllers, and USB 2.0 Host/Device/OTG - deployed in industrial networking gateways requiring deterministic real-time control and wired connectivity.
For engineers reviewing the LPC1758FBD80Y datasheet, LPC1758FBD80Y pinout, LPC1758FBD80Y application, or LPC1758FBD80Y equivalent, key selection criteria include Ethernet + dual-CAN coexistence, 52 GPIOs with configurable open-drain mode, 12-bit ADC + 10-bit DAC support, and LQFP80 package compatibility for legacy PCB layouts.
Technical Context
The LPC1758FBD80Y implements a Harvard-architecture ARM Cortex-M3 core with 3-stage pipeline, MPU supporting eight memory regions, and NVIC for low-latency interrupt handling. Its multilayer AHB matrix enables concurrent CPU, GPDMA, Ethernet MAC, and USB controller access without arbitration delay.
Peripheral integration includes dedicated DMA channels for Ethernet, USB, ADC, DAC, and I2S; split APB bus architecture minimizes CPU-DMA contention; and clock generation supports PLL-driven 100 MHz operation from 1–25 MHz crystal, internal 4 MHz RC oscillator, or RTC oscillator.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3, 100 MHz max - delivers deterministic real-time execution with <100 ns interrupt latency and bit-banding support for atomic peripheral register access. |
| Memory | 512 kB flash + 64 kB SRAM (32 kB CPU-local + two 16 kB AHB blocks) - enables large firmware images and separate DMA buffers for Ethernet/USB without CPU memory contention. |
| Ethernet Interface | RMII-compliant MAC with dedicated DMA - supports 10/100 Mbps operation using only 7 pins and offloads frame processing from CPU. |
| Serial Peripherals | Dual CAN 2.0B, USB 2.0 Host/Device/OTG (with on-chip PHY), four UARTs (one with RS-485/EIA-485), two I²C, two SSP, SPI, I²S - provides multi-protocol fieldbus and host connectivity in single chip. |
| Analog Functions | 12-bit ADC (6-channel, 200 kSPS) + 10-bit DAC (with dedicated timer & DMA) - enables closed-loop motor control and audio signal generation without external converters. |
| GPIO & Timing | 52 general-purpose I/O pins with configurable pull-up/down and open-drain mode; four general-purpose timers, six-output PWM, motor control PWM, quadrature encoder interface - supports complex I/O mapping and motion control. |
| Power Management | Single 3.3 V supply (2.4–3.6 V), four low-power modes (Sleep to Deep power-down), brownout detect, POR - ensures robust operation in industrial environments with variable supply conditions. |
Pinout & Package
Package: LQFP80 (12 mm × 12 mm × 1.4 mm, SOT315-1) - standard surface-mount footprint compatible with automated assembly and thermal management in industrial enclosures.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0[29]/USB_D+ | USB bidirectional data line | Full-speed USB 2.0 differential pair endpoint - requires controlled impedance routing (90 Ω differential) and ESD protection per USB spec. |
| P0[30]/USB_D− | USB bidirectional data line | Complements USB_D+ for full-speed signaling; both pins share same internal transceiver and must be routed as matched pair. |
| P1[0]/ENET_TXD0 | Ethernet transmit data bit 0 | RMII interface output - active during Ethernet frame transmission; used with P1[1], P1[4], P1[8]–P1[15] for full RMII physical layer connection. |
| P1[9]/ENET_RXD0 | Ethernet receive data bit 0 | RMII interface input - samples incoming Ethernet frames at 50 MHz; paired with P1[10], P1[14], P1[15] for complete RMII receive path. |
| P2[10]/EINT0/NMI | External interrupt / non-maskable interrupt | Edge-sensitive wake-up source from Deep sleep/Power-down modes; also serves as ISP entry trigger when pulled LOW during reset. |
| TCK/SWDCLK | JTAG/SWD clock input | Test clock for boundary scan and Serial Wire Debug - enables real-time debugging and trace without halting CPU execution. |
Key Features
| Feature | Design Value |
|---|---|
| ARM Cortex-M3 with MPU | Eight-region memory protection unit prevents task interference - critical for certified industrial firmware partitioning and safety-critical subsystem isolation. |
| Dedicated Ethernet DMA | Hardware-accelerated packet buffering and descriptor management - eliminates CPU polling overhead and enables >90% link utilization at 100 Mbps. |
| I²S interface with fractional rate control | Supports 3-wire/4-wire digital audio I/O with programmable sample rates - enables direct connection to codecs or audio amplifiers without external clock synthesis. |
| Motor control PWM block | Three-phase complementary outputs with dead-time insertion and fault protection - drives BLDC/PMSM motors directly with hardware-enforced safety timing. |
| Quadrature encoder interface | Hardware position/speed capture from incremental encoders - reduces CPU load in motion control applications by offloading index pulse detection and direction counting. |
| Real-Time Clock with battery domain | 20 bytes of battery-backed registers retain time/date and configuration across main power loss - supports tamper-proof logging and scheduled wake-up events. |
Applications
| Industrial Networking Gateway | Smart Energy Metering |
|---|---|
Use Scenario: Protocol translation between Modbus RTU field devices and Ethernet-based SCADA systems in factory automation. IC Role / Device Role / Timing Role: Central protocol processor managing dual CAN buses for fieldbus communication and Ethernet MAC for upstream data aggregation. Use Value: Single-chip integration eliminates external bridge ICs, reducing BOM cost and board area while maintaining deterministic latency for time-critical control packets. |
Use Scenario: High-accuracy electricity meter with tariff switching, tamper detection, and remote firmware updates via Ethernet. IC Role / Device Role / Timing Role: Main controller executing metrology algorithms, managing secure OTA updates, and maintaining RTC-synchronized billing cycles. Use Value: On-chip 12-bit ADC with 200 kSPS sampling and 10-bit DAC for reference calibration enable Class 0.2 accuracy without external precision components. |
| White Goods Motor Control | Building Alarm System Controller |
Use Scenario: Variable-speed drive for refrigerator compressors using sensorless FOC with current sensing and thermal monitoring. IC Role / Device Role / Timing Role: Real-time motor controller executing FOC loops at 20 kHz, interfacing with Hall sensors or back-EMF, and managing thermal shutdown via ADC inputs. Use Value: Integrated motor control PWM with hardware dead-time insertion and quadrature encoder interface ensure safe, jitter-free commutation without external gate drivers or logic. |
Use Scenario: Fire/smoke alarm panel with zone monitoring, LCD display, keypad interface, and Ethernet reporting to central station. IC Role / Device Role / Timing Role: System-on-chip managing 32-zone inputs, driving segmented LCD, handling USB/UART diagnostics, and transmitting alarms over Ethernet. Use Value: 52 GPIOs with configurable open-drain mode simplify direct connection to dry-contact zones and LED indicators, eliminating discrete level-shifting components. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1759FBD80 | 120 MHz CPU, identical peripherals except no Ethernet MAC - adds 20 MHz performance headroom but removes wired LAN capability. | Suitable for high-throughput USB/CAN applications where Ethernet is unnecessary, e.g., USB-to-CAN bridges or audio DSP nodes. | Select when higher CPU bandwidth is required and Ethernet is omitted from system architecture. |
| LPC1768FBD100 | LQFP100 package, same core/peripherals plus additional USB HS OTG, more GPIOs (70), and larger SRAM (96 kB) - physically incompatible pinout and larger footprint. | Used in complex HMI or gateway designs needing extra interfaces, larger code space, or USB high-speed device/host functionality. | Choose only if board redesign is acceptable and additional I/O, memory, or USB HS capability justifies layout change. |
Compared with LPC1759FBD80 and LPC1768FBD100, the LPC1758FBD80Y uniquely balances Ethernet + dual CAN + USB OTG in an LQFP80 package - making it optimal for space-constrained industrial gateways where wired network connectivity and fieldbus interoperability are mandatory.
Availability
LPC1758FBD80Y is available at Aetrix Electronics and suitable for industrial networking gateways, smart energy metering systems, and white goods motor controllers requiring stable component supply across multi-year production cycles.
Supply support for LPC1758FBD80Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in ARM-based microcontrollers and edge processing.
The LPC175x series was designed specifically for industrial control and wired connectivity applications - emphasizing real-time determinism, mixed-signal integration, and long-term availability in harsh environments.
FAQ
What is the maximum CPU frequency supported by the LPC1758FBD80Y?
The LPC1758FBD80Y operates at a maximum CPU frequency of 100 MHz. This is achieved using the on-chip PLL driven by the main oscillator (1–25 MHz crystal), internal 4 MHz RC oscillator, or RTC oscillator. The flash accelerator enables zero-wait-state execution at this speed, ensuring deterministic real-time performance for time-critical tasks in the LPC1758FBD80Y.
Does the LPC1758FBD80Y include an Ethernet MAC, and what interface does it use?
Yes, the LPC1758FBD80Y includes a fully integrated Ethernet MAC compliant with IEEE 802.3, supporting 10/100 Mbps operation via the Reduced Media Independent Interface (RMII). It features a dedicated DMA controller and uses pins P1[0]–P1[15] for RMII signals - including ENET_TXD0/1, ENET_RXD0/1, ENET_TX_EN, ENET_CRS, ENET_RX_ER, and ENET_REF_CLK - all documented in the LPC1758FBD80Y datasheet.
How many CAN controllers are integrated into the LPC1758FBD80Y, and what version do they support?
The LPC1758FBD80Y integrates two CAN 2.0B controllers - CAN1 and CAN2 - both supporting full CAN 2.0B specification with extended identifier (29-bit) and standard identifier (11-bit) message formats. CAN1 uses P0[0]/RD1 and P0[1]/TD1 pins; CAN2 uses P2[7]/RD2 and P2[8]/TD2 pins. This dual-CAN capability enables redundant fieldbus communication or multi-network bridging in the LPC1758FBD80Y.
What analog peripherals are available on the LPC1758FBD80Y?
The LPC1758FBD80Y includes a 12-bit Analog-to-Digital Converter (ADC) with six input channels (AD0[2]–AD0[7]), capable of 200 kSPS conversion rate and multiple result registers; and a 10-bit Digital-to-Analog Converter (DAC) with dedicated conversion timer and DMA support, output on P0[26]/AOUT. Both peripherals are accessible via the AHB bus and can be synchronized with GPDMA for continuous waveform generation or acquisition in the LPC1758FBD80Y.
Is the LPC1758FBD80Y pin-compatible with other members of the LPC175x family?
Yes, the LPC1758FBD80Y shares the same LQFP80 package (SOT315-1) and pinout with LPC1759FBD80, LPC1756FBD80, LPC1754FBD80, LPC1752FBD80, and LPC1751FBD80 - enabling drop-in replacement for flash size, RAM, or peripheral feature scaling. However, Ethernet MAC pins (e.g., P1[0]–P1[15]) are no-connection on non-LPC1758 variants, so PCB design must account for unused pins in alternate configurations of the LPC1758FBD80Y family.
LPC1758FBD80Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 80-LQFP
- Series:
- LPC17xx
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, Ethernet, I2C, IrDA, Microwire, SPI, SSI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 52
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 6x12b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1758FBD80Y FAQ
1.How can I place an order for LPC1758FBD80Y through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1758FBD80Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1758FBD80Y reliable?
The price and inventory of LPC1758FBD80Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1758FBD80Y is usually 5 days.
3.What payment methods are accepted for LPC1758FBD80Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1758FBD80Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1758FBD80Y?
LPC1758FBD80Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1758FBD80Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1758FBD80Y?
For technical support, including LPC1758FBD80Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1758FBD80Y requirements.
6.How does Aetrix verify that LPC1758FBD80Y is sourced from the original manufacturer or authorized distributors?
All LPC1758FBD80Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1758FBD80Y meets industry standards.
7.What is the process for return or replacement of LPC1758FBD80Y?
All LPC1758FBD80Y units undergo pre-shipment inspection (PSI). If there is an issue with LPC1758FBD80Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1758FBD80Y part is unused and in its original packaging.
Return procedure for LPC1758FBD80Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1758FBD80Y Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
