My Inquiry
My Account
NXP Semiconductors LPC1763FBD100K
- Part No.:
- LPC1763FBD100K
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
LPC1763FBD100K.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,194
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1763FBD100K from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller in LQFP100 package, operating at up to 100 MHz with 256 kB flash, 64 kB SRAM, and 70 GPIO pins. It integrates UARTs, I²C, SPI, SSP, ADC, PWM, RTC, and motor control peripherals-designed for industrial motor control and white goods applications requiring deterministic real-time response and low-power operation.
For engineers reviewing the LPC1763FBD100K datasheet, LPC1763FBD100K pinout, LPC1763FBD100K application, or LPC1763FBD100K equivalent, key selection considerations include its lack of Ethernet, USB, CAN, and I²S interfaces-making it suitable for cost-optimized embedded control where those features are unnecessary, and where pin compatibility with LPC236x Arm7 devices simplifies legacy migration.
Technical Context
The LPC1763FBD100K implements the ARM Cortex-M3 core with Harvard architecture, 3-stage pipeline, and integrated NVIC and MPU supporting eight memory regions. Its AHB multilayer matrix enables concurrent CPU, DMA, and peripheral access without arbitration delay.
Peripheral subsystems include four UARTs with fractional baud rate generation and DMA support, three I²C-bus interfaces (one Fast-mode plus), two SSP controllers, 12-bit ADC with eight inputs and 200 kHz sampling, and six-output general-purpose PWM with motor control extensions-configured via the pin connect block for flexible signal routing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3, 100 MHz max - delivers deterministic interrupt latency and Thumb-2 instruction efficiency for real-time control loops. |
| Flash Memory | 256 kB - sufficient for complex firmware with bootloader, communication stacks, and application logic in single-chip solutions. |
| SRAM | 64 kB total (32+16+16 kB blocks) - supports simultaneous Ethernet/USB buffering, DMA transfers, and CPU cache-like access via AHB. |
| GPIO Pins | 70 pins in 100-pin LQFP - all configurable as edge-sensitive interrupts, open-drain, or bit-band accessible for atomic register manipulation. |
| ADC | 12-bit, 8-channel, 200 kHz - enables high-resolution analog sensing for motor current, temperature, and voltage monitoring. |
| PWM Outputs | 6-channel general-purpose + motor control PWM - supports three-phase BLDC commutation with dead-time insertion and fault protection. |
| Timers | Four general-purpose timers (8 capture, 10 compare), RTC with battery backup - provides precise timekeeping and event scheduling across sleep modes. |
Pinout & Package
Package: LQFP100 (14 mm × 14 mm × 1.4 mm, SOT407-1), lead-free, RoHS-compliant, with exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0[0]–P0[31] | Port 0 bidirectional I/O | 32-bit GPIO bank with individual direction control; supports UART3, I²C1, CAN1, and ADC inputs depending on pin connect configuration. |
| P1[0]–P1[31] | Port 1 bidirectional I/O | 32-bit GPIO bank; includes UART0/1/2/3 signals, SSP0/1, SPI, and timer match/capture functions. |
| P2[0]–P2[13] | Port 2 bidirectional I/O | 14-bit GPIO bank; supports PWM1 outputs, UART1 handshaking (RTS/CTS/DSR/DCD), EINT0–EINT3, and trace signals. |
| P3[25]–P3[26] | Port 3 dedicated I/O | Two pins supporting MAT0/MAT1 match outputs and STCLK - used for synchronized timing and clock distribution. |
| VDD(3V3), VSS | Power supply rails | Single 3.3 V supply (2.4–3.6 V); separate analog (VDDA/VSSA) and RTC (VBAT) domains ensure noise immunity and battery-backed timekeeping. |
Key Features
| Feature | Design Value |
|---|---|
| ARM Cortex-M3 with MPU | Eight-region memory protection prevents task interference and enables certified safety partitions in motor control firmware. |
| Multi-bank SRAM architecture | Three independent SRAM blocks (32+16+16 kB) allow concurrent CPU execution, DMA buffering, and peripheral data staging without contention. |
| Dedicated motor control PWM | Six output channels with center-aligned mode, dead-time insertion, and emergency stop input - directly drives gate drivers in BLDC/PMSM inverters. |
| Quadrature encoder interface | Hardware-accelerated position/speed capture from incremental encoders - offloads CPU and ensures jitter-free timing for closed-loop control. |
| Wake-up Interrupt Controller (WIC) | Enables deterministic wake-from-sleep on GPIO, RTC, or timer events - critical for low-power standby in white goods and alarm systems. |
Applications
| Industrial Motor Control | White Goods Appliances |
|---|---|
Use Scenario: Closed-loop speed and torque control of BLDC compressors and washing machine drum motors. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, PWM waveform generation, ADC sampling synchronization, and encoder feedback processing. Use Value: Enables precise 100 kHz PWM switching, sub-microsecond interrupt response, and deterministic loop timing without external co-processors. | Use Scenario: Main controller in refrigerators and dishwashers managing compressor, pump, valve, and user interface functions. IC Role / Device Role / Timing Role: Central system orchestrator handling sensor fusion (temperature, door switch, water level), motor sequencing, and HMI updates. Use Value: Integrates 256 kB flash for feature-rich firmware, 64 kB SRAM for runtime data, and RTC with battery backup for time-based defrost cycles. |
| Alarm Systems | Lighting Control |
Use Scenario: Panel controller in commercial intrusion detection systems monitoring door/window contacts, motion sensors, and siren outputs. IC Role / Device Role / Timing Role: Low-power supervisor managing sleep/wake cycles, tamper detection, and secure communication with central station. Use Value: Four reduced power modes (Sleep to Deep power-down), WIC-triggered wake-up, and brownout detection ensure >5-year battery life in backup operation. | Use Scenario: DALI or 0–10 V dimming controller for commercial LED fixtures with thermal management and fault reporting. IC Role / Device Role / Timing Role: Analog sensor interface (ADC), digital output driver (PWM), and communication protocol stack (UART/I²C) host. Use Value: 12-bit ADC resolves 0.1% light intensity changes; six PWM channels support multi-channel color mixing and thermal derating profiles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1765FBD100 | 256 kB flash, same 100 MHz CPU, but adds USB Device/Host/OTG and dual CAN 2.0B interfaces. | Required where USB firmware updates or CAN bus integration (e.g., HVAC networks) are needed. | Select LPC1765FBD100 if USB or CAN connectivity is mandatory; otherwise LPC1763FBD100 offers lower BOM cost and identical core/peripheral set for standalone control. |
| LPC1766FBD100 | 256 kB flash, same package and peripherals, but adds Ethernet MAC with RMII interface and dedicated DMA. | Necessary for wired IP-connected devices such as smart meters or industrial gateways requiring TCP/IP stack offload. | Choose LPC1766FBD100 only when Ethernet is required; LPC1763FBD100 avoids PHY component cost and layout complexity in non-networked applications. |
Compared with LPC1765FBD100 and LPC1766FBD100, the LPC1763FBD100 provides identical CPU performance, memory, and core peripherals while omitting USB, CAN, and Ethernet-reducing system cost, PCB area, and qualification effort for applications where those interfaces are unused.
Availability
LPC1763FBD100K is available at Aetrix Electronics and suitable for industrial motor control, white goods appliances, alarm systems, and lighting control requiring stable component supply and long-term production continuity.
Supply support for LPC1763FBD100K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader delivering secure, scalable solutions for automotive, industrial, IoT, mobile, and communication infrastructure markets.
The LPC176x series was designed specifically for cost-sensitive, high-reliability embedded control applications-emphasizing real-time determinism, low-power operation, and seamless migration from legacy Arm7 platforms like the LPC236x family.
FAQ
What is the maximum operating frequency of the LPC1763FBD100K?
The LPC1763FBD100K operates at a maximum CPU frequency of 100 MHz, enabled by its ARM Cortex-M3 core and internal PLL. This frequency is sustained across the full industrial temperature range (−40 °C to +85 °C) with a 3.3 V supply, and requires no external high-frequency crystal due to PLL flexibility with main oscillator, IRC, or RTC clock sources.
Does the LPC1763FBD100K include USB or Ethernet functionality?
No, the LPC1763FBD100K does not include USB or Ethernet functionality. Per Table 2 of the official NXP datasheet, this variant explicitly omits USB Device/Host/OTG, Ethernet MAC, and CAN interfaces-distinguishing it from higher-featured members like LPC1765FBD100 or LPC1766FBD100. Its peripheral set focuses on UART, I²C, SPI, SSP, ADC, and PWM for standalone control applications.
What package type is used for the LPC1763FBD100K?
The LPC1763FBD100K uses the LQFP100 package (plastic low-profile quad flat package with 100 leads, body size 14 mm × 14 mm × 1.4 mm, SOT407-1). This package is pin-compatible with the LPC236x Arm7 microcontroller family and supports standard PCB assembly processes including reflow soldering and automated optical inspection.
How much flash and RAM does the LPC1763FBD100K provide?
The LPC1763FBD100K integrates 256 kB of on-chip flash memory and 64 kB of SRAM. The SRAM is partitioned into three physically separate blocks: 32 kB for CPU-local access, and two 16 kB blocks accessible via AHB for DMA-peripheral buffering-enabling concurrent CPU execution and high-throughput data movement without bus contention.
Is the LPC1763FBD100K pin-compatible with other LPC176x variants?
Yes, the LPC1763FBD100K is fully pin-compatible with all 100-pin LPC176x variants in LQFP100 package-including LPC1764FBD100, LPC1765FBD100, LPC1766FBD100, LPC1767FBD100, LPC1768FBD100, and LPC1769FBD100. This allows hardware design reuse across performance tiers, with software differentiation based on enabled peripherals and memory configuration.
LPC1763FBD100K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LQFP
- Series:
- LPC17xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- I2C, IrDA, Microwire, SPI, SSI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 70
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 8x12b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1763FBD100K FAQ
1.How can I place an order for LPC1763FBD100K through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1763FBD100K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1763FBD100K reliable?
The price and inventory of LPC1763FBD100K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1763FBD100K is usually 5 days.
3.What payment methods are accepted for LPC1763FBD100K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1763FBD100K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1763FBD100K?
LPC1763FBD100K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1763FBD100K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1763FBD100K?
For technical support, including LPC1763FBD100K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1763FBD100K requirements.
6.How does Aetrix verify that LPC1763FBD100K is sourced from the original manufacturer or authorized distributors?
All LPC1763FBD100K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1763FBD100K meets industry standards.
7.What is the process for return or replacement of LPC1763FBD100K?
All LPC1763FBD100K units undergo pre-shipment inspection (PSI). If there is an issue with LPC1763FBD100K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1763FBD100K part is unused and in its original packaging.
Return procedure for LPC1763FBD100K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1763FBD100K Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
