My Inquiry
My Account
NXP Semiconductors LPC1765FET100,551
- Part No.:
- LPC1765FET100,551
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-TFBGA
- Datasheet:
-
LPC1765FET100,551.pdf
- Description:
- IC MCU 32BIT 256KB FLSH 100TFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:2,061
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1765FET100,551 from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller in a 100-ball TFBGA package, operating at up to 100 MHz with 256 kB flash, 64 kB SRAM, dual CAN 2.0B controllers, USB 2.0 Host/Device/OTG interface, and 70 GPIOs - deployed in industrial motor control and embedded networking systems.
For engineers reviewing the LPC1765FET100,551 datasheet, LPC1765FET100,551 pinout, LPC1765FET100,551 application, or LPC1765FET100,551 equivalent, key selection considerations include absence of Ethernet MAC, presence of USB OTG with on-chip PHY, dual CAN support, 12-bit ADC (200 kHz), and TFBGA100 footprint compatibility with LPC1768FET100 for layout reuse in space-constrained designs.
Technical Context
The LPC1765FET100,551 implements an Arm Cortex-M3 core with Harvard architecture, 3-stage pipeline, and integrated NVIC with configurable priority levels. It uses a multilayer AHB matrix interconnect enabling concurrent CPU, DMA, USB, and CAN access without arbitration delay.
Peripheral subsystems include a 8-channel GPDMA controller supporting SSP, UART, ADC, DAC, and I2S; dual CAN 2.0B controllers with acceptance filtering; and USB 2.0 full-speed OTG with dedicated DMA and on-chip PHY - all clocked via independent dividers for dynamic power management.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3, 100 MHz max - enables deterministic real-time response with <100 ns interrupt latency and hardware divide/MAC support. |
| Memory | 256 kB flash + 64 kB SRAM (32 kB AHB + 16 kB + 16 kB) - supports IAP/ISP, zero-wait-state execution at 100 MHz, and separate DMA-accessible SRAM blocks for USB/CAN buffers. |
| Connectivity | Dual CAN 2.0B + USB 2.0 Full-Speed Host/Device/OTG - provides robust fieldbus communication and plug-and-play peripheral connectivity without external transceivers. |
| Analog Peripherals | 12-bit ADC (8 channels, 200 kHz) + 10-bit DAC - enables closed-loop motor control with synchronized sampling and analog output for reference generation. |
| Timers & PWM | Four general-purpose timers (8 capture/10 compare), motor control PWM (3-phase), and quadrature encoder interface - supports precise position/speed feedback and commutation timing. |
| Package | TFBGA100 (9 mm × 9 mm × 0.7 mm) - delivers high I/O density and thermal performance for compact industrial PCBs with automated assembly compatibility. |
| Power | Single 3.3 V supply (2.4–3.6 V), four low-power modes - reduces system BOM cost and enables battery-backed RTC operation with 20-byte backup registers. |
Pinout & Package
Package: Plastic thin fine-pitch ball grid array, 100 balls, 9 mm × 9 mm × 0.7 mm body (SOT926-1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0[27]/SDA0/USB_SDA | I²C0 data / USB OTG serial data | Open-drain I²C-bus compliant pin; shared with USB OTG transceiver for device enumeration and descriptor exchange. |
| P0[28]/SCL0/USB_SCL | I²C0 clock / USB OTG serial clock | Open-drain I²C-bus compliant pin; synchronizes USB OTG configuration reads/writes during attachment. |
| P0[29]/USB_D+ | USB differential data positive | Full-speed USB 2.0 bidirectional signal; routed internally to on-chip PHY - no external termination required. |
| P0[30]/USB_D− | USB differential data negative | Full-speed USB 2.0 bidirectional signal; paired with USB_D+ for noise-immune differential signaling. |
| P1[0]/ENET_TXD0 | Ethernet transmit data bit 0 | Not functional on LPC1765FET100,551 - pin repurposed as GPIO or alternate function per pin connect block. |
| P1[9]/ENET_RXD0 | Ethernet receive data bit 0 | Not functional on LPC1765FET100,551 - pin available for GPIO, UART, or CAN routing via software-configurable pin mux. |
Key Features
| Feature | Design Value |
|---|---|
| ARM Cortex-M3 with MPU | 8-region memory protection unit enforces task isolation and prevents firmware corruption in multi-threaded industrial firmware. |
| GPDMA controller | 8-channel AHB-based DMA enables zero-CPU-overhead transfers between USB, CAN, ADC, and SRAM - critical for real-time data streaming. |
| Dual CAN 2.0B controllers | Independent message RAM, acceptance filters, and loopback mode allow simultaneous CAN FD-ready network monitoring and actuator command transmission. |
| USB OTG with on-chip PHY | Eliminates external transceiver and crystal; supports battery-powered host mode with VBUS sensing and session request protocol (SRP). |
| Configurable GPIO | All 70 GPIOs support open-drain mode, edge/level interrupts, and bit-band addressing - simplifies RS-485 bus control and sensor polling logic. |
Applications
| Industrial Motor Control | Embedded Networking Gateway |
|---|---|
Use Scenario: Three-phase BLDC motor drive with Hall-effect feedback and CAN-based command interface in HVAC compressors. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, managing PWM timing, reading quadrature encoder, and communicating over CAN Channel 1. Use Value: Integrated motor control PWM with dead-time insertion and 12-bit ADC sampling at 200 kHz enable precise torque regulation without external timing ICs. | Use Scenario: Protocol translation node connecting Modbus RTU field devices to CANopen supervisory network in factory automation. IC Role / Device Role / Timing Role: Dual-interface bridge processor running dual CAN stacks and UART-to-CAN message forwarding with timestamp synchronization. Use Value: Two independent CAN 2.0B controllers with dedicated message RAM allow concurrent reception/transmission without software arbitration overhead. |
| USB Peripheral Device | Smart Energy Metering |
Use Scenario: Portable diagnostic tool enumerating as CDC ACM device to PC for firmware updates and real-time sensor logging. IC Role / Device Role / Timing Role: USB device endpoint manager with CDC class compliance, handling bulk IN/OUT transfers and control requests. Use Value: On-chip USB PHY and dedicated DMA reduce bill-of-materials and eliminate external crystal, enabling Class-B certified USB device operation. | Use Scenario: DIN-rail mounted electricity meter with tamper detection, pulse counting, and remote firmware update via CAN or USB. IC Role / Device Role / Timing Role: System-on-chip managing metrology ADC interface, RTC-critical billing counters, and secure CRP-protected firmware updates. Use Value: RTC with separate battery domain and 20-byte backup registers preserves billing data across main power loss without external components. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1768FET100Z | 512 kB flash, Ethernet MAC enabled, same TFBGA100 package and pinout | Supports IEEE 802.3-compliant industrial Ethernet nodes; requires RMII PHY and magnetics | Select when Ethernet connectivity and larger code storage are required; retains identical layout and USB/CAN firmware compatibility. |
| LPC1766FBD100,551 | LQFP100 package, 256 kB flash, Ethernet MAC enabled, same peripheral set | Suitable for prototyping and manual soldering; lacks TFBGA thermal performance but offers easier debug access | Select for development boards or lower-volume production where reflow capability is limited and Ethernet is mandatory. |
Compared with LPC1765FET100,551, LPC1768FET100Z adds Ethernet and doubles flash while retaining USB/CAN/ADC capabilities and TFBGA footprint; LPC1766FBD100,551 trades TFBGA density for LQFP manufacturability and adds Ethernet - both require no firmware changes for shared peripherals but differ in physical integration and I/O routing.
Availability
LPC1765FET100,551 is available at Aetrix Electronics and suitable for industrial motor control, embedded networking gateways, USB peripheral devices, and smart energy metering requiring stable component supply and long-term production continuity.
Supply support for LPC1765FET100,551 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC176x series was designed as a high-integration, low-power ARM Cortex-M3 MCU family targeting industrial automation, motor control, and protocol gateway applications with rich analog and communication peripherals in compact packages.
FAQ
Does LPC1765FET100,551 include an Ethernet MAC?
No, LPC1765FET100,551 does not include an Ethernet MAC. According to Table 2 in the official NXP datasheet (Rev. 9.10), Ethernet is marked "no" for this part number. Pins such as P1[0]/ENET_TXD0 and P1[9]/ENET_RXD0 are present but non-functional for Ethernet and may be used as GPIO or alternate functions via the pin connect block. The LPC1765FET100,551 is optimized for CAN/USB-centric applications where Ethernet is unnecessary.
What is the maximum CPU frequency supported by LPC1765FET100,551?
The LPC1765FET100,551 supports a maximum CPU frequency of 100 MHz. This is confirmed in Section 1 ("General description") and Table 2 of the NXP datasheet, which explicitly lists "100" under "Maximum CPU operating frequency (MHz)" for this device. The ARM Cortex-M3 core achieves this speed using the on-chip flash accelerator with zero wait states, enabling deterministic real-time execution.
Is the DAC available on LPC1765FET100,551?
Yes, the 10-bit DAC is available on LPC1765FET100,551. Table 2 confirms "yes" under the DAC column for this part number. The DAC output is accessible on pin P0[26]/AOUT and supports DMA-triggered conversions and dedicated timer control - enabling analog waveform generation or reference voltage synthesis without CPU intervention.
Which package type does LPC1765FET100,551 use?
LPC1765FET100,551 uses the TFBGA100 package: plastic thin fine-pitch ball grid array with 100 balls, 9 mm × 9 mm body size, and 0.7 mm height (SOT926-1). This is specified in Table 1 of the NXP datasheet and distinguishes it from LQFP100 variants like LPC1765FBD100. The TFBGA100 offers superior thermal dissipation and board area efficiency for high-density industrial PCBs.
Does LPC1765FET100,551 support USB On-The-Go (OTG)?
Yes, LPC1765FET100,551 supports USB 2.0 Full-Speed On-The-Go (OTG) functionality. Table 2 lists "Device/Host/OTG" under the USB column, and Section 2 confirms OTG support with on-chip PHY. The device implements Session Request Protocol (SRP) and Host Negotiation Protocol (HNP), enabling role switching between host and peripheral - verified by dedicated USB_SDA/USB_SCL pins and VBUS sensing on P1[30].
LPC1765FET100,551 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-TFBGA
- Series:
- LPC17xx
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, I2C, IrDA, Microwire, SPI, SSI, SSP, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 70
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 8x12b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1765FET100,551 FAQ
1.How can I place an order for LPC1765FET100,551 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1765FET100,551 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1765FET100,551 reliable?
The price and inventory of LPC1765FET100,551 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1765FET100,551 is usually 5 days.
3.What payment methods are accepted for LPC1765FET100,551?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1765FET100,551 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1765FET100,551?
LPC1765FET100,551 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1765FET100,551 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1765FET100,551?
For technical support, including LPC1765FET100,551 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1765FET100,551 requirements.
6.How does Aetrix verify that LPC1765FET100,551 is sourced from the original manufacturer or authorized distributors?
All LPC1765FET100,551 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1765FET100,551 meets industry standards.
7.What is the process for return or replacement of LPC1765FET100,551?
All LPC1765FET100,551 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1765FET100,551, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1765FET100,551 part is unused and in its original packaging.
Return procedure for LPC1765FET100,551:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1765FET100,551 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
