NXP Semiconductors LPC1768FET100Y
- Part No.:
- LPC1768FET100Y
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-TFBGA
- Datasheet:
-
LPC1768FET100Y.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 100TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,260
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1768FET100Y from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller in TFBGA100 package, operating at up to 100 MHz with 512 kB flash, 64 kB SRAM, dual CAN 2.0B controllers, USB 2.0 Device/Host/OTG, Ethernet MAC, and 70 GPIOs - deployed in industrial motor control and networked white goods.
For engineers reviewing the LPC1768FET100Y datasheet, LPC1768FET100Y pinout, LPC1768FET100Y application, or LPC1768FET100Y equivalent, key selection criteria include TFBGA100 footprint compatibility, integrated Ethernet+USB+CAN coexistence, 12-bit ADC with DMA support, RTC with battery backup, and Cortex-M3 MPU-enforced memory protection for safety-critical firmware.
Technical Context
The LPC1768FET100Y implements a Harvard-architecture Cortex-M3 core with 3-stage pipeline, internal prefetch unit, and NVIC-integrated interrupt handling - enabling deterministic real-time response for motor control and industrial communication stacks. Its multilayer AHB matrix decouples CPU, GPDMA, Ethernet MAC, and USB controllers to eliminate arbitration stalls.
Peripheral integration includes dedicated DMA channels for UART, ADC, I2S, and USB; configurable open-drain GPIOs supporting I²C-bus compliance; and hardware-accelerated PWM blocks with quadrature encoder interface - all accessible via APB bridges with independent clock dividers for dynamic power scaling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 with MPU, 100 MHz max - enables deterministic RTOS scheduling and memory isolation for firmware partitioning. |
| Memory | 512 kB on-chip flash + 64 kB SRAM (32 kB AHB + 16 kB ×2 blocks) - supports bootloader, application, and Ethernet/USB DMA buffers without external RAM. |
| Connectivity | Ethernet MAC (RMII), USB 2.0 Device/Host/OTG with PHY, 2× CAN 2.0B, 3× I²C, 2× SSP, SPI, 4× UART - enables single-chip industrial gateway functionality. |
| Analog Peripherals | 8-channel 12-bit ADC (200 kSPS), 10-bit DAC with timer/DMA - suitable for closed-loop motor current sensing and analog output control. |
| Timers & PWM | 4× general-purpose timers (8 capture/10 compare), 6-output PWM, motor control PWM, quadrature encoder interface - directly drives 3-phase BLDC/PMSM motors. |
| Power Management | 4 low-power modes (Sleep/Deep-sleep/Power-down/Deep power-down), RTC with 20-byte battery-backed registers - extends runtime in battery-backed alarm systems. |
| Package | TFBGA100 (9 mm × 9 mm × 0.7 mm, SOT926-1) - provides high I/O density and thermal performance for compact industrial PCBs. |
Pinout & Package
Package: TFBGA100 (plastic thin fine-pitch ball grid array; 100 balls; body 9 mm × 9 mm × 0.7 mm; SOT926-1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0[27]/SDA0/USB_SDA | I²C0 data / USB OTG transceiver SDA | Open-drain I²C-bus compliant pin; shared with USB OTG I²C interface for peripheral enumeration. |
| P0[28]/SCL0/USB_SCL | I²C0 clock / USB OTG transceiver SCL | Open-drain I²C-bus compliant pin; enables dual-role USB device/host configuration via I²C-based transceiver control. |
| P0[29]/USB_D+ | USB bidirectional D+ line | Full-speed USB 2.0 physical layer signal; requires 1.5 kΩ pull-up for device mode detection. |
| P0[30]/USB_D− | USB bidirectional D− line | Differential pair with P0[29]; routed as controlled-impedance trace for EMI-compliant USB signaling. |
| P1[0]/ENET_TXD0 | Ethernet transmit data bit 0 | Part of RMII 2-bit parallel interface; must be length-matched to P1[1] and synchronized to ENET_TX_EN. |
| P1[4]/ENET_TX_EN | Ethernet transmit enable | Active-high strobe controlling RMII TX data validity; critical for timing alignment in 50 MHz RMII clock domain. |
Key Features
| Feature | Design Value |
|---|---|
| ARM Cortex-M3 with MPU | Enables secure firmware partitioning across application, bootloader, and communication stacks using eight configurable memory regions. |
| Dedicated GPDMA controller | 8-channel AHB-based DMA offloads CPU during Ethernet packet buffering, USB bulk transfers, and ADC sampling - reducing ISR latency by >60%. |
| Integrated Ethernet MAC + RMII | Eliminates external PHY requirement for basic 10/100 Mbps connectivity; reduces BOM cost and PCB area in industrial controllers. |
| Motor control PWM block | Hardware-complemented dead-time insertion and fault input support enable direct gate-driver interfacing for 3-phase inverter control. |
| RTC with battery domain | 20 bytes of VBAT-backed registers retain time/date and system state during main power loss - essential for metering and alarm logging. |
Applications
| Industrial Motor Control | Smart Energy Metering |
|---|---|
Use Scenario: Closed-loop field-oriented control of 3-phase BLDC motors in HVAC compressors and pump drives. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, PWM waveform generation, ADC sampling of phase currents, and quadrature encoder feedback processing. Use Value: Integrated motor control PWM with dead-time insertion and 12-bit ADC with DMA reduce external component count by 30% versus discrete solutions. |
Use Scenario: Revenue-grade electricity meter with tariff switching, tamper detection, and HAN communication. IC Role / Device Role / Timing Role: High-accuracy metrology engine (ADC oversampling), secure firmware execution (MPU), and dual-interface communication (RS-485 + PLC/HPLC). Use Value: On-chip 12-bit ADC with 200 kSPS and programmable gain amplifier enables Class 0.5 accuracy without external signal conditioning. |
| Industrial Ethernet Gateway | Networked White Goods |
Use Scenario: Protocol translation between Modbus RTU (RS-485) and EtherNet/IP in factory automation nodes. IC Role / Device Role / Timing Role: Dual-role USB host/device for firmware updates, Ethernet MAC for real-time packet forwarding, and CAN for legacy machine interface. Use Value: Pin-compatible migration path from LPC236x Arm7 devices allows reuse of existing PCB layout and driver stack. |
Use Scenario: Smart refrigerator with Wi-Fi module control, door sensor monitoring, and compressor diagnostics. IC Role / Device Role / Timing Role: System manager coordinating sensor reads (I²C temp/humidity), actuator control (PWM fan/compressor), and USB/UART debug interfaces. Use Value: Integrated USB Device/Host/OTG supports both field service (USB flash update) and embedded Wi-Fi module host operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1769FBD100 | Same architecture but LQFP100 package; 120 MHz CPU; adds Ethernet PHY interface support. | Preferred for prototyping and manual assembly due to QFP accessibility; lacks TFBGA thermal performance. | Select when board-level rework or hand-soldering is required, and 20 MHz higher CPU headroom justifies larger footprint. |
| LPC1766FBD100 | LQFP100 package; 256 kB flash; identical peripherals except no Ethernet MAC. | Suitable for USB/CAN-only edge nodes where Ethernet is unnecessary and cost reduction is critical. | Choose when Ethernet is excluded from system architecture and flash budget is constrained to ≤256 kB. |
Compared with LPC1769FBD100, LPC1768FET100Y trades 20 MHz CPU headroom and QFP assembly convenience for superior thermal dissipation and space efficiency in volume production; versus LPC1766FBD100, it adds full Ethernet capability at no package size penalty.
Availability
LPC1768FET100Y is available at Aetrix Electronics and suitable for industrial motor control, smart energy metering, and networked white goods requiring stable component supply across multi-year production cycles.
Supply support for LPC1768FET100Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The LPC176x series was designed as a high-integration, low-power ARM Cortex-M3 MCU family targeting industrial control, motor drive, and protocol gateway applications with Ethernet, USB, and CAN coexistence.
FAQ
What is the maximum CPU frequency supported by the LPC1768FET100Y?
The LPC1768FET100Y operates at a maximum CPU frequency of 100 MHz. This is confirmed in Table 2 of the official NXP datasheet (Rev. 9.10), which explicitly lists "100 MHz" under "Maximum CPU operating frequency (MHz)" for all LPC1768 variants including LPC1768FET100Y. The Cortex-M3 core achieves this using its internal PLL, which can be driven from the main oscillator, internal RC oscillator, or RTC oscillator.
Does the LPC1768FET100Y include an Ethernet MAC and does it support RMII?
Yes, the LPC1768FET100Y includes a fully integrated Ethernet MAC with RMII interface support. As stated in Section 2 ("Features and benefits") and Table 2 of the datasheet, Ethernet is marked "yes" for LPC1768FET100Y. Pin allocations in Table 4 (e.g., P1[0], P1[1], P1[4], P1[8]–P1[17]) confirm dedicated RMII signals including TXD0/TXD1, TX_EN, CRS, RXD0/RXD1, RX_ER, REF_CLK, MDC, and MDIO - all present and functional in the TFBGA100 package.
What are the key differences between the LPC1768FET100Y and LPC1769FBD100?
The LPC1768FET100Y and LPC1769FBD100 share identical peripheral sets (Ethernet, USB, CAN, ADC, DAC, etc.) and memory (512 kB flash, 64 kB SRAM), but differ in CPU speed (100 MHz vs. 120 MHz) and package (TFBGA100 vs. LQFP100). The LPC1769FBD100 also supports an optional Ethernet PHY interface not present in LPC1768FET100Y. Both are pin-compatible with the LPC236x series, but not with each other due to differing package types and ball/pad layouts.
Is the DAC available on the LPC1768FET100Y, and what is its resolution?
Yes, the LPC1768FET100Y includes a 10-bit Digital-to-Analog Converter (DAC). Table 2 explicitly marks "DAC" as "yes" for LPC1768FET100Y, and Section 2 confirms it features "10-bit DAC with dedicated conversion timer and DMA support." The DAC output is available on pin P0[26]/AOUT, and its resolution is fixed at 10 bits - delivering 1024 distinct voltage levels across the VDDA reference range.
How many general-purpose I/O pins does the LPC1768FET100Y provide, and are they configurable for open-drain operation?
The LPC1768FET100Y provides up to 70 general-purpose I/O pins, as confirmed in Section 2 ("Features and benefits") and Table 2. All GPIOs support configurable pull-up/down resistors and a new, configurable open-drain operating mode - explicitly documented for I²C0 pins (P0[27]/SDA0 and P0[28]/SCL0) and applicable to other GPIOs via the pin connect block and GPIO direction register settings.
LPC1768FET100Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-TFBGA
- Series:
- LPC17xx
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, Ethernet, I2C, IrDA, Microwire, SPI, SSI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 70
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 8x12b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1768FET100Y FAQ
1.How can I place an order for LPC1768FET100Y through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1768FET100Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1768FET100Y reliable?
The price and inventory of LPC1768FET100Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1768FET100Y is usually 5 days.
3.What payment methods are accepted for LPC1768FET100Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1768FET100Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1768FET100Y?
LPC1768FET100Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1768FET100Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1768FET100Y?
For technical support, including LPC1768FET100Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1768FET100Y requirements.
6.How does Aetrix verify that LPC1768FET100Y is sourced from the original manufacturer or authorized distributors?
All LPC1768FET100Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1768FET100Y meets industry standards.
7.What is the process for return or replacement of LPC1768FET100Y?
All LPC1768FET100Y units undergo pre-shipment inspection (PSI). If there is an issue with LPC1768FET100Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1768FET100Y part is unused and in its original packaging.
Return procedure for LPC1768FET100Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1768FET100Y Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

