NXP Semiconductors LPC1768UKJ
- Part No.:
- LPC1768UKJ
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-TFBGA
- Datasheet:
-
LPC1768UKJ.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 100TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,948
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1768UKJ from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller designed for embedded control applications requiring integrated Ethernet, USB 2.0 Host/Device/OTG, dual CAN 2.0B, 12-bit ADC, and 10-bit DAC. It operates at up to 100 MHz, integrates 512 kB flash and 64 kB SRAM (32 kB AHB + 16 kB AHB + 16 kB APB), and is packaged in a 100-ball WLCSP (5.07 × 5.07 × 0.53 mm) for space-constrained industrial and consumer designs.
For engineers reviewing the LPC1768UKJ datasheet, LPC1768UKJ pinout, LPC1768UKJ application, or LPC1768UKJ equivalent, key selection considerations include its WLCSP100 package compatibility with high-density PCB layouts, dual-CAN support for automotive diagnostics, Ethernet MAC with RMII for industrial networking, and full-featured USB 2.0 OTG capability enabling host-peripheral role switching in portable devices.
Technical Context
The LPC1768UKJ implements an Arm Cortex-M3 core with 3-stage pipeline, Harvard architecture, and integrated Memory Protection Unit (MPU) supporting eight memory regions. Its multilayer AHB matrix enables concurrent access by CPU, GPDMA, Ethernet MAC, and USB controller without arbitration delay.
Peripheral subsystems include a dedicated DMA controller for SSP, I2S, UART, ADC, and DAC; split APB bus for low-stall CPU-DMA interaction; and clock generation with main oscillator (1–25 MHz), 4 MHz ±1% internal RC oscillator, and dual PLLs (CPU and USB). The device supports four power modes - Sleep, Deep-sleep, Power-down, and Deep power-down - managed by an integrated PMU.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 with 3-stage pipeline, MPU, NVIC, and Harvard architecture - enables deterministic real-time interrupt handling and memory isolation for safety-critical firmware. |
| Max Clock Frequency | 100 MHz - supports real-time motor control loops, audio sampling at 48 kHz with I2S, and Ethernet packet processing at 10/100 Mbps line rate. |
| Memory | 512 kB flash + 64 kB SRAM (32+16+16 kB blocks) - accommodates bootloader, application code, Ethernet/USB protocol stacks, and DMA buffers without external RAM. |
| Connectivity | Ethernet MAC (RMII), USB 2.0 Full-Speed Device/Host/OTG, 2× CAN 2.0B, 3× I²C, 2× SSP, SPI, 4× UART - enables single-chip gateway functionality in IIoT edge nodes. |
| Analog Peripherals | 8-channel 12-bit ADC (200 kS/s), 1-channel 10-bit DAC with timer/DMA - supports closed-loop analog sensor conditioning and audio waveform generation. |
| Package | WLCSP100 (5.07 × 5.07 × 0.53 mm) - provides ultra-compact footprint for wearables, smart sensors, and portable medical devices where board area is constrained. |
| Power Supply | Single 3.3 V supply (2.4–3.6 V) with RTC battery domain - simplifies power design and enables persistent timekeeping during main power loss. |
Pinout & Package
Package: WLCSP100 (Wafer Level Chip-Scale Package), 100-ball array, 0.4 mm pitch, 5.07 mm × 5.07 mm body, 0.53 mm height. Ball A1 marked with index area per Fig 4.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0[27]/SDA0/USB_SDA | I²C0 data / USB OTG transceiver SDA | Open-drain I²C-bus compliant signal; shared with USB OTG I²C interface for peripheral enumeration - requires external pull-up for both functions. |
| P0[28]/SCL0/USB_SCL | I²C0 clock / USB OTG transceiver SCL | Open-drain I²C-bus compliant clock; enables USB device detection and configuration via I²C-based transceiver control. |
| P0[29]/USB_D+ | USB differential data positive | Full-speed USB 2.0 bidirectional signal; routed internally to USB PHY - requires controlled 90 Ω differential impedance trace routing. |
| P0[30]/USB_D− | USB differential data negative | Full-speed USB 2.0 bidirectional signal; paired with USB_D+ for noise-immune signaling - must be length-matched within 5 mm. |
| P1[27]/CLKOUT/USB_OVRCR/CAP0[1] | Programmable clock output / USB overcurrent detect / Timer 0 capture | Configurable as 1–100 MHz clock source for external logic, or as USB overcurrent fault indicator - reduces need for discrete monitoring circuitry. |
| VDD(3V3) | Main digital supply | 3.3 V core and I/O supply; decoupling required per ball - multiple VDD pins distribute current and reduce IR drop across package. |
| VBAT | RTC backup supply | Connects to coin cell or supercapacitor to maintain RTC and 20-byte backup registers during main power loss - enables tamper-proof timestamping. |
Key Features
| Feature | Design Value |
|---|---|
| ARM Cortex-M3 with MPU | Enables secure partitioning of firmware tasks (e.g., USB stack vs. motor control) with hardware-enforced memory boundaries - critical for functional safety compliance. |
| Dedicated GPDMA controller | 8-channel AHB-based DMA offloads CPU from high-bandwidth transfers (Ethernet RX/TX, USB bulk, ADC sampling) - sustains >90% CPU availability for application logic. |
| Integrated Ethernet MAC + RMII | Eliminates need for external PHY in cost-sensitive 10/100 Mbps applications; RMII interface uses only 9 pins - reduces BOM count and PCB layer count. |
| USB 2.0 Full-Speed OTG | Supports dual-role operation (device/host) with on-chip PHY and dedicated DMA - enables field-upgradable firmware via USB mass storage or PC-hosted debugging without external hub. |
| Quadrature Encoder Interface | Dedicated hardware block monitors external encoder signals with automatic direction/count resolution - reduces CPU load in motor position feedback loops by >70% vs. GPIO-based counting. |
| Wake-up Interrupt Controller (WIC) | Allows CPU to resume from Deep power-down mode within 1 µs upon CAN activity, USB wakeup, or RTC alarm - extends battery life in always-on sensor nodes. |
Applications
| Industrial Gateway | Smart Lighting Controller |
|---|---|
Use Scenario: Edge node aggregating Modbus RTU sensors via RS-485 UART1 and forwarding data over Ethernet to cloud platform. IC Role / Device Role / Timing Role: Central MCU executing protocol translation, TCP/IP stack, and real-time scheduling with 100 MHz deterministic timing. Use Value: Integrated dual CAN and Ethernet eliminate external bridge ICs; 512 kB flash stores dual firmware images for safe OTA updates. | Use Scenario: DALI-compliant LED driver managing color temperature and intensity across 64 luminaires via I²C and PWM outputs. IC Role / Device Role / Timing Role: Lighting application processor generating precise 1–10 kHz PWM for flicker-free dimming and handling DALI addressing. Use Value: 6-output general-purpose PWM and 8-channel ADC enable per-luminaire current sensing and thermal compensation without external DACs. |
| Portable Diagnostic Tool | Home Appliance Motor Control |
Use Scenario: Handheld OBD-II scanner connecting to vehicle ECU via CAN and displaying diagnostics on LCD via RGB interface. IC Role / Device Role / Timing Role: CAN protocol handler with 2-channel CAN controller, USB CDC interface for PC communication, and real-time fault logging. Use Value: WLCSP100 package enables compact handheld form factor; USB OTG allows direct firmware update from USB stick without PC. | Use Scenario: Inverter driving BLDC compressor in smart refrigerator using sensorless FOC algorithm with current sensing and thermal protection. IC Role / Device Role / Timing Role: Real-time motor controller executing FOC loop at 20 kHz using QEI, PWM, and ADC with <1 µs interrupt latency. Use Value: Motor control PWM block with dead-time insertion and complementary outputs eliminates need for external gate drivers in low-power inverters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1769FBD100 | Same core/peripherals but LQFP100 package and 120 MHz max CPU frequency - no WLCSP footprint compatibility. | Preferred for prototyping and manual assembly; lacks ultra-compact size needed for wearable integration. | Select when board space is unconstrained and higher CPU headroom is required for future firmware expansion. |
| LPC1768FET100 | Identical electrical specs and peripherals, but TFBGA100 package (9 × 9 mm) - larger footprint and different reflow profile than WLCSP. | Suitable for automated SMT lines with standard BGA handling; not compatible with WLCSP-level miniaturization. | Choose for volume production where TFBGA rework infrastructure exists and 9 mm × 9 mm area is acceptable. |
Compared with LPC1769FBD100 and LPC1768FET100, the LPC1768UKJ delivers identical feature set in the smallest available package - making it optimal for space-constrained designs where LQFP or TFBGA footprints are prohibitive, while retaining full software compatibility across the LPC176x family.
Availability
LPC1768UKJ is available at Aetrix Electronics and suitable for industrial gateways, smart lighting controllers, portable diagnostic tools, and home appliance motor control systems requiring stable component supply and long-term lifecycle support.
Supply support for LPC1768UKJ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with headquarters in Eindhoven, Netherlands.
The LPC176x series was engineered for high-integration embedded control in resource-constrained environments - emphasizing mixed-signal capability, multi-protocol connectivity, and ultra-low-power operation across industrial automation and consumer electronics.
FAQ
What is the maximum operating frequency of the LPC1768UKJ?
The LPC1768UKJ operates at a maximum CPU frequency of 100 MHz, enabled by its ARM Cortex-M3 core and integrated flash accelerator that delivers zero-wait-state execution. This frequency is confirmed in Table 2 of the official NXP datasheet Rev. 9.10 and applies specifically to the LPC1768 variant - the LPC1769 variant supports up to 120 MHz, but the LPC1768UKJ is rated at 100 MHz.
Does the LPC1768UKJ include an integrated USB PHY?
Yes, the LPC1768UKJ includes a full-speed USB 2.0 PHY integrated on-die, supporting Device, Host, and OTG modes without external transceiver components. This is explicitly stated in Section 2 "Features and benefits" and Table 2 of the NXP datasheet, and applies to the LPC1768UKJ as a member of the LPC1768 family.
What package type is used for the LPC1768UKJ?
The LPC1768UKJ is supplied in a Wafer Level Chip-Scale Package (WLCSP100) with 100 solder bumps, measuring 5.07 mm × 5.07 mm × 0.53 mm. This is documented in Table 1 ("Ordering information") and Figure 4 ("Pin configuration WLCSP100 package") of the NXP LPC1769_68_67_66_65_64_63 datasheet Rev. 9.10.
How much flash and SRAM does the LPC1768UKJ have?
The LPC1768UKJ integrates 512 kB of on-chip flash memory and 64 kB of total SRAM - structured as 32 kB AHB SRAM0, 16 kB AHB SRAM1, and 16 kB APB SRAM. These values are specified in Table 2 ("Ordering options") and confirmed in the "General description" section of the NXP datasheet Rev. 9.10.
Is the LPC1768UKJ pin-compatible with other LPC176x variants?
The LPC1768UKJ shares identical pin functionality and ball mapping with other WLCSP100-packaged LPC176x devices (e.g., LPC1768FET100 is TFBGA100, not pin-compatible), but is not pin-compatible with LQFP100 variants like LPC1768FBD100 due to differing package geometry and ball-to-lead mapping - verified via Tables 1 and 4 in the NXP datasheet.
LPC1768UKJ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-TFBGA
- Series:
- LPC17xx
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, Ethernet, I2C, IrDA, Microwire, SPI, SSI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 70
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 8x12b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1768UKJ FAQ
1.How can I place an order for LPC1768UKJ through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1768UKJ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1768UKJ reliable?
The price and inventory of LPC1768UKJ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1768UKJ is usually 5 days.
3.What payment methods are accepted for LPC1768UKJ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1768UKJ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1768UKJ?
LPC1768UKJ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1768UKJ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1768UKJ?
For technical support, including LPC1768UKJ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1768UKJ requirements.
6.How does Aetrix verify that LPC1768UKJ is sourced from the original manufacturer or authorized distributors?
All LPC1768UKJ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1768UKJ meets industry standards.
7.What is the process for return or replacement of LPC1768UKJ?
All LPC1768UKJ units undergo pre-shipment inspection (PSI). If there is an issue with LPC1768UKJ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1768UKJ part is unused and in its original packaging.
Return procedure for LPC1768UKJ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1768UKJ Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

