NXP Semiconductors LPC1768UKZ
- Part No.:
- LPC1768UKZ
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-UFBGA, WLCSP
- Datasheet:
-
LPC1768UKZ.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 100WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:2,424
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1768UKZ from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller designed for embedded control applications requiring Ethernet, USB 2.0 Host/Device/OTG, dual CAN 2.0B, and high-resolution analog I/O. It operates at up to 100 MHz, integrates 512 kB flash, 64 kB SRAM (32+16+16 kB), 8-channel 12-bit ADC, 10-bit DAC, and supports 70 GPIO pins in a 100-ball WLCSP package. It is used in industrial networking gateways and motor control systems with real-time communication.
For engineers reviewing the LPC1768UKZ datasheet, LPC1768UKZ pinout, LPC1768UKZ application, or LPC1768UKZ equivalent, key selection criteria include its 100 MHz Cortex-M3 core with MPU, dual CAN + Ethernet MAC + USB OTG coexistence, 100-ball WLCSP footprint for space-constrained designs, and support for ISP/IAP firmware updates in-system.
Technical Context
The LPC1768UKZ implements a Harvard-architecture ARM Cortex-M3 core with 3-stage pipeline, integrated NVIC, and Memory Protection Unit (MPU) supporting eight memory regions. Its AHB multilayer matrix enables concurrent access by CPU, GPDMA, Ethernet MAC, and USB controller without arbitration delay.
Peripheral subsystems include a dedicated DMA controller for SSP, I2S, UART, ADC/DAC, and timers; split APB bus for low-stall CPU-DMA interaction; and clock generation with main oscillator (1–25 MHz), 4 MHz ±1% internal RC oscillator, and dual PLLs (CPU and USB). The device supports four power modes: Sleep, Deep-sleep, Power-down, and Deep power-down.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 with 3-stage pipeline, Harvard architecture, and integrated NVIC - enables deterministic real-time interrupt handling and efficient code execution. |
| Max Clock Frequency | 100 MHz - delivers 1.25 DMIPS/MHz performance for demanding control loops and protocol stacks. |
| Memory | 512 kB on-chip flash + 64 kB SRAM (32 kB CPU-local + two 16 kB AHB blocks) - supports large firmware images and concurrent Ethernet/USB/ADC buffering. |
| Analog Peripherals | 8-channel 12-bit ADC (200 kS/s max) + 10-bit DAC with dedicated timer - enables closed-loop analog sensing and actuation in motor control. |
| Communication Interfaces | Ethernet MAC (RMII), USB 2.0 Full-Speed Device/Host/OTG, 2× CAN 2.0B, 4× UART, 3× I²C, 2× SSP, SPI, I²S - allows simultaneous wired industrial networking and human interface connectivity. |
| Package | WLCSP100 (5.07 × 5.07 × 0.53 mm) - provides ultra-compact footprint for portable and space-limited embedded systems. |
| Power Supply | Single 3.3 V supply (2.4–3.6 V) with integrated PMU - simplifies power design and enables dynamic voltage scaling across four low-power modes. |
Pinout & Package
Package: WLCSP100 (5.07 mm × 5.07 mm × 0.53 mm), 100-ball array, ball pitch 0.4 mm. Compatible with standard reflow processes and suitable for high-density PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0[27]/SDA0/USB_SDA | I²C0 data / USB OTG transceiver SDA | Open-drain I²C-bus compliant signal; shared with USB OTG I²C interface for peripheral enumeration - requires external pull-up. |
| P0[28]/SCL0/USB_SCL | I²C0 clock / USB OTG transceiver SCL | Open-drain I²C-bus compliant clock; enables USB OTG host-side device detection without additional I²C controller. |
| P0[29]/USB_D+ | USB differential data positive | Full-speed USB 2.0 bidirectional line; routed internally to on-chip PHY - no external termination required. |
| P0[30]/USB_D− | USB differential data negative | Full-speed USB 2.0 bidirectional line; paired with USB_D+ for noise-immune signaling per USB specification. |
| P0[26]/AD0[3]/AOUT/RXD3 | ADC input / DAC output / UART3 RX | Multi-function pin supporting analog input, analog output, or serial receive - selected via pin connect block; DAC output drives external analog loads directly. |
| P1[0]/ENET_TXD0 | Ethernet transmit data bit 0 | Part of RMII interface; must be routed with controlled impedance (50 Ω) and length-matched to other ENET signals for reliable 10/100 Mbps operation. |
Key Features
| Feature | Design Value |
|---|---|
| ARM Cortex-M3 with MPU | Enables secure partitioning of firmware tasks and memory regions - critical for safety-aware industrial firmware updates and isolation of network stack from control logic. |
| Dual CAN 2.0B controllers | Supports redundant fieldbus communication or multi-network topology (e.g., CANopen + J1939) without external transceivers - reduces BOM count and board area. |
| Integrated USB 2.0 OTG controller + PHY | Eliminates need for external USB PHY chip - simplifies USB host/device switching and reduces layout complexity in portable diagnostic tools. |
| 70 GPIO with configurable open-drain mode | Allows direct interfacing with I²C, SMBus, and 1-Wire buses without external level shifters - improves system integration density and reliability. |
| Real-Time Clock with battery domain | Maintains timekeeping during main power loss using separate VBAT supply - essential for timestamping events in energy metering and alarm systems. |
Applications
| Industrial Networking Gateway | Motor Control Drive |
|---|---|
Use Scenario: Aggregating Modbus RTU sensors over RS-485 and bridging to Ethernet/IP or MQTT over TCP/IP. IC Role / Device Role / Timing Role: Central protocol translator and real-time scheduler executing dual-stack communication firmware. Use Value: Simultaneous CAN, Ethernet, and UART peripherals enable native protocol conversion without external bridge ICs - reducing latency and component count. | Use Scenario: Closed-loop three-phase BLDC motor control with current sensing, PWM generation, and encoder feedback. IC Role / Device Role / Timing Role: Real-time motion controller managing 6-output PWM, quadrature encoder interface, and 12-bit ADC sampling at 200 kHz. Use Value: On-chip motor control PWM block with dead-time insertion and synchronized ADC triggers eliminates need for external gate drivers or timing ASICs. |
| Smart Energy Meter | USB-Capable Field Diagnostic Tool |
Use Scenario: Residential electricity meter with tamper detection, load profiling, and remote firmware update via Ethernet or USB. IC Role / Device Role / Timing Role: Secure metering engine with RTC-backed event logging and CRP-protected flash. Use Value: Integrated RTC with 20-byte battery-backed registers stores outage timestamps and tamper events - meets IEC 62056 compliance requirements. | Use Scenario: Handheld tool for configuring industrial PLCs via USB CDC ACM and reading CAN bus diagnostics. IC Role / Device Role / Timing Role: Dual-role USB device/host controller interfacing with PC host and target CAN nodes. Use Value: Single-chip USB OTG + dual CAN + 4 UARTs enables plug-and-play connectivity to diverse field equipment without dongles or adapters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1769FBD100 | Same core/peripherals but LQFP100 package and 120 MHz max CPU frequency - adds 20 MHz headroom for heavier protocol stacks. | Requires larger PCB footprint and lacks WLCSP's thermal performance in sealed enclosures. | Select when higher clock margin is needed and board space permits LQFP packaging. |
| LPC1766FBD100 | Identical 100 MHz operation and WLCSP-compatible peripheral set, but only 256 kB flash and no Ethernet MAC. | Suitable for CAN/USB-only edge nodes where Ethernet is unnecessary - lower cost and power. | Choose for cost-sensitive CAN/USB applications without Ethernet requirements. |
Compared with LPC1769FBD100, the LPC1768UKZ trades 20 MHz CPU headroom and LQFP packaging for ultra-compact WLCSP size and identical 512 kB flash; versus LPC1766FBD100, it adds Ethernet MAC and doubles flash while maintaining same clock speed - making it optimal for space-constrained industrial gateways needing full connectivity.
Availability
LPC1768UKZ is available at Aetrix Electronics and suitable for industrial networking gateways, motor control drives, smart energy meters, and USB-capable field diagnostic tools requiring stable component supply and long-term manufacturability.
Supply support for LPC1768UKZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with leadership in ARM-based microcontrollers and edge processing.
The LPC176x series was designed to deliver high-integration, low-power ARM Cortex-M3 performance for industrial automation, building control, and connected appliance applications - emphasizing real-time determinism, mixed-signal capability, and multi-protocol coexistence.
FAQ
What is the maximum operating frequency of the LPC1768UKZ?
The LPC1768UKZ operates at a maximum CPU frequency of 100 MHz. This is achieved using the on-chip PLL driven by either the main crystal oscillator (1–25 MHz), the internal 4 MHz ±1% RC oscillator, or the RTC oscillator. The flash accelerator enables zero-wait-state execution at this speed, ensuring deterministic real-time performance for time-critical control tasks within the LPC1768UKZ.
Does the LPC1768UKZ include an Ethernet MAC and USB OTG controller?
Yes, the LPC1768UKZ integrates both an Ethernet MAC with RMII interface and a full-speed USB 2.0 Device/Host/OTG controller with on-chip PHY. These are confirmed in Table 2 of the datasheet and enabled in the LPC1768UKZ variant. The Ethernet MAC supports 10/100 Mbps operation, and the USB controller supports simultaneous device and host functionality - both are accessible via dedicated DMA channels to offload CPU bandwidth in the LPC1768UKZ.
What package type is used for the LPC1768UKZ?
The LPC1768UKZ uses the WLCSP100 (Wafer Level Chip-Scale Package) with 100 solder bumps arranged in a 10×10 grid, measuring 5.07 mm × 5.07 mm × 0.53 mm. This ultra-compact package is specified in Table 1 and Figure 4 of the datasheet, and is distinct from the LQFP100 and TFBGA100 variants of the same family - making the LPC1768UKZ ideal for space-constrained portable and embedded designs.
How much flash and RAM does the LPC1768UKZ have?
The LPC1768UKZ integrates 512 kB of on-chip flash memory and 64 kB of SRAM, structured as 32 kB CPU-local SRAM plus two independent 16 kB AHB SRAM blocks. This memory configuration is explicitly listed in Table 2 for the LPC1768UKZ part number and supports concurrent buffering for Ethernet, USB, and DMA operations - a key architectural advantage of the LPC1768UKZ over lower-memory variants.
Does the LPC1768UKZ support CAN communication?
Yes, the LPC1768UKZ includes two fully compliant CAN 2.0B controllers, as confirmed in Table 2 and Section 2 of the datasheet. Both CAN channels support standard and extended frame formats, message filtering, and automatic retransmission. They are implemented as peripheral blocks on the AHB bus and can operate independently - enabling dual-network architectures or redundancy in industrial control systems using the LPC1768UKZ.
LPC1768UKZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-UFBGA, WLCSP
- Series:
- LPC17xx
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- CANbus, Ethernet, I2C, IrDA, Microwire, SPI, SSI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 70
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 8x12b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1768UKZ FAQ
1.How can I place an order for LPC1768UKZ through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1768UKZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1768UKZ reliable?
The price and inventory of LPC1768UKZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1768UKZ is usually 5 days.
3.What payment methods are accepted for LPC1768UKZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1768UKZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1768UKZ?
LPC1768UKZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1768UKZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1768UKZ?
For technical support, including LPC1768UKZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1768UKZ requirements.
6.How does Aetrix verify that LPC1768UKZ is sourced from the original manufacturer or authorized distributors?
All LPC1768UKZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1768UKZ meets industry standards.
7.What is the process for return or replacement of LPC1768UKZ?
All LPC1768UKZ units undergo pre-shipment inspection (PSI). If there is an issue with LPC1768UKZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1768UKZ part is unused and in its original packaging.
Return procedure for LPC1768UKZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1768UKZ Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

