NXP Semiconductors LPC1786FBD208,551
- Part No.:
- LPC1786FBD208,551
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 208-LQFP
- Datasheet:
-
LPC1786FBD208,551.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 208LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,430
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1786FBD208 from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller designed for high-integration embedded systems requiring Ethernet, USB Device/Host/OTG, and LCD support. It operates at up to 120 MHz, integrates 256 kB flash, 80 kB SRAM (64 kB main + 16 kB peripheral), and 4032-byte EEPROM, and delivers real-time control in industrial automation and motor drive applications.
For engineers reviewing the LPC1786FBD208 datasheet, LPC1786FBD208 pinout, LPC1786FBD208 application, or LPC1786FBD208 equivalent, key selection factors include its LQFP208 package with 165 GPIOs, dual CAN channels, 8-channel 12-bit ADC, 10-bit DAC, and Ethernet MAC with MII/RMII - all while maintaining pin compatibility with LPC23xx/LPC24xx families.
Technical Context
The LPC1786FBD208 implements an ARM Cortex-M3 core with 3-stage pipeline, Harvard architecture, and integrated Memory Protection Unit (MPU) supporting eight memory regions. Its multilayer AHB matrix enables concurrent access by CPU, Ethernet, USB, and GPDMA without arbitration delay unless accessing the same slave.
It features dedicated clock domains: one PLL for CPU operation up to 120 MHz (from 1–25 MHz crystal or 12 MHz IRC), and a second PLL for USB timing independence. The RTC power domain includes 20 bytes of battery-backed registers and an event recorder functional down to 2.1 V supply.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 with MPU, enabling secure memory partitioning for RTOS-based firmware isolation. |
| Max Clock Frequency | 120 MHz - supports deterministic real-time response in motor control and PLC scan cycles. |
| Flash / SRAM / EEPROM | 256 kB flash (ISP/IAP), 80 kB SRAM (64 kB CPU-local + 16 kB peripheral), 4032 B EEPROM - sufficient for bootloader + application + field-updatable parameter storage. |
| Analog Peripherals | 8-channel 12-bit ADC (400 kHz max sample rate) and 10-bit DAC with dedicated timer - suitable for closed-loop analog feedback and waveform generation. |
| Connectivity | Ethernet MAC (MII/RMII), USB 2.0 full-speed Device/Host/OTG, dual CAN 2.0B, five UARTs (one with IrDA/smart card), three SSP, three I²C - enables multi-protocol industrial gateway design. |
| GPIO & Timers | 165 GPIOs (5 V tolerant, bit-banded), four general-purpose timers (8 capture/10 compare), QEI, two PWM blocks (6 outputs each), motor control PWM - supports complex I/O mapping and multi-axis motion control. |
| Power Management | Four low-power modes (Sleep to Deep power-down), RTC with 2.1 V brownout operation, Wake-up Interrupt Controller - extends battery life in remote monitoring nodes. |
Pinout & Package
LPC1786FBD208 uses a plastic LQFP208 package (28 × 28 × 1.4 mm, SOT459-1), with 208 leads and 165 configurable GPIO pins distributed across Ports 0–4. All I/O pins are 5 V tolerant except ADC, crystal, power, and reference pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0[0]–P0[31] | Port 0 bidirectional I/O | 32-bit port with individual direction control; supports UART0/3, CAN1, I²C1, I²S, and timer capture/match functions. |
| P1[0]–P1[31] | Port 1 bidirectional I/O | 32-bit port supporting Ethernet MII signals, USB PHY interface, SSP0/1, and GPIO interrupt sources. |
| P2[0]–P2[31] | Port 2 bidirectional I/O | 32-bit port with external interrupt capability on all pins; used for EMC bus, LCD data/control, and SD/MMC interface. |
| P3[0]–P3[31] | Port 3 bidirectional I/O | 32-bit port supporting USB device/host control, CAN2, I²C2, and general-purpose timer inputs/outputs. |
| P4[0]–P4[31] | Port 4 bidirectional I/O | 32-bit port with LCD segment drivers, DAC output (P4[2]), and additional GPIOs for system expansion. |
| VDDA/VSSA | Analog power/ground | Separate analog supply domain ensures clean 12-bit ADC conversion and 10-bit DAC linearity. |
| X1/X2 | Crystal oscillator input/output | Supports 1–25 MHz external crystal for precise system clock; internal 12 MHz IRC available as backup. |
Key Features
| Feature | Design Value |
|---|---|
| ARM Cortex-M3 with MPU | Enables memory protection for safety-critical tasks and prevents firmware corruption across application partitions. |
| Multi-layer AHB matrix | Eliminates bus contention between CPU, Ethernet, USB, and DMA - guarantees deterministic latency for time-sensitive peripherals. |
| Dedicated RTC power domain | Retains 20 bytes of battery-backed registers and runs event recorder independently during main power-off - critical for tamper detection and timestamped logging. |
| EMC with SDRAM support | Enables external 32-bit SDRAM up to 80 MHz clock - expands memory for GUI rendering or protocol stack buffering in HMI applications. |
| Pin function multiplexing | Each GPIO supports up to eight alternate functions via IOCON register - simplifies PCB layout reuse across LPC178x/7x variants. |
Applications
| Industrial Automation | Motor Control System |
|---|---|
Use Scenario: Programmable Logic Controller (PLC) executing ladder logic with fieldbus communication and analog I/O conditioning. IC Role / Device Role / Timing Role: Central controller managing real-time I/O scanning, EtherNet/IP or Modbus TCP stack, and 12-bit ADC sampling of sensor inputs. Use Value: 165 GPIOs and dual CAN enable direct integration of discrete I/O modules; Ethernet MAC + USB OTG supports configuration and firmware updates over multiple interfaces. | Use Scenario: Three-phase inverter driving HVAC compressors or industrial pumps with position feedback and thermal monitoring. IC Role / Device Role / Timing Role: Real-time motor control unit executing FOC algorithms, generating six PWM outputs, and reading quadrature encoder signals. Use Value: Motor control PWM block with dead-time insertion and QEI interface provide hardware-accelerated commutation; 10-bit DAC generates analog reference voltages for current sensing. |
| Medical Imaging Subsystem | Networked HMI Terminal |
Use Scenario: Embedded subsystem in ultrasound or patient monitor handling sensor data acquisition, display refresh, and network telemetry. IC Role / Device Role / Timing Role: Data concentrator interfacing 8-channel ADC, LCD controller (up to 1024×768), and Ethernet for DICOM transmission. Use Value: LCD controller with dedicated DMA offloads CPU during high-resolution frame updates; 256 kB flash stores diagnostic firmware and calibration tables. | Use Scenario: Touch-enabled kiosk or building management terminal with web server, local display, and remote diagnostics. IC Role / Device Role / Timing Role: Application processor running lightweight TCP/IP stack, rendering UI via LCD interface, and servicing USB host for peripheral attachment. Use Value: USB Host/Device/OTG allows field service via USB flash drive or connection to PC; 5 UARTs support RS-485 building bus and debug console simultaneously. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1788FBD208 | 512 kB flash, 96 kB SRAM, Ethernet enabled, LCD controller active - higher memory and full feature set. | Suitable for feature-rich HMI or gateway applications requiring larger code space and TFT display support. | Select when needing >256 kB flash or LCD functionality not present in LPC1786FBD208. |
| LPC1776FBD208 | 256 kB flash, 80 kB SRAM, no Ethernet MAC - identical memory but lacks Ethernet physical layer support. | Targeted at cost-sensitive industrial controllers where Ethernet is replaced by CAN or serial protocols. | Choose when Ethernet is unnecessary and BOM cost reduction is prioritized over network flexibility. |
Compared with LPC1788FBD208, LPC1786FBD208 trades flash capacity and Ethernet for lower cost and footprint-equivalent compatibility; versus LPC1776FBD208, it adds Ethernet while retaining identical memory and package - making it optimal for networked edge devices requiring minimal redesign.
Availability
LPC1786FBD208 is available at Aetrix Electronics and suitable for industrial automation, motor drive, and networked HMI applications requiring stable component supply, long-term lifecycle assurance, and consistent pin-compatible sourcing.
Supply support for LPC1786FBD208 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and edge processing.
The LPC178x/7x product line was engineered for high-performance, low-power embedded control in industrial gateways, motor drives, and human-machine interfaces - emphasizing real-time determinism, rich peripheral integration, and legacy pin compatibility.
FAQ
What is the maximum operating frequency of the LPC1786FBD208?
The LPC1786FBD208 operates at a maximum CPU frequency of 120 MHz, achieved using an on-chip PLL driven by either the 1–25 MHz external crystal oscillator or the internal 12 MHz RC oscillator. This frequency enables deterministic execution of real-time control loops and protocol stacks while maintaining low power consumption in active mode.
Does the LPC1786FBD208 include an Ethernet MAC?
Yes, the LPC1786FBD208 includes a fully integrated Ethernet MAC with MII and RMII interface support, along with an associated DMA controller. Unlike some variants in the LPC178x/7x family, LPC1786FBD208 retains Ethernet functionality - confirmed in Table 2 of the datasheet - making it suitable for industrial Ethernet node designs without requiring external PHYs beyond standard magnetics.
How much SRAM does the LPC1786FBD208 have, and how is it organized?
The LPC1786FBD208 provides 80 kB of total SRAM: 64 kB of main SRAM on the CPU's local code/data bus for high-speed instruction and data access, plus a single 16 kB peripheral SRAM block accessible via dedicated AHB path. This split architecture enables concurrent CPU execution and DMA transfers - for example, allowing GPDMA to stream ADC data into peripheral SRAM while the CPU processes prior samples in main SRAM.
Is the LPC1786FBD208 pin-compatible with earlier NXP microcontrollers?
Yes, the LPC1786FBD208 is designed for pin function compatibility with the LPC23xx and LPC24xx families in the LQFP208 package. This allows migration paths for legacy designs, preserving PCB layout where peripheral usage aligns - though engineers must verify signal routing for new features like Ethernet MII or LCD interface, which occupy previously unused pins in older parts.
What analog peripherals are integrated into the LPC1786FBD208?
The LPC1786FBD208 integrates an 8-channel 12-bit Analog-to-Digital Converter (ADC) with up to 400 kHz conversion rate and multiple result registers, plus a 10-bit Digital-to-Analog Converter (DAC) with dedicated conversion timer and GPDMA support. These peripherals operate independently of the CPU core, enabling simultaneous analog acquisition and waveform generation in motor control or sensor conditioning applications.
LPC1786FBD208,551 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 208-LQFP
- Series:
- LPC17xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, Microwire, Memory Card, SPI, SSI, SSP, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 165
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 80K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 8x12b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1786FBD208,551 FAQ
1.How can I place an order for LPC1786FBD208,551 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1786FBD208,551 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1786FBD208,551 reliable?
The price and inventory of LPC1786FBD208,551 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1786FBD208,551 is usually 5 days.
3.What payment methods are accepted for LPC1786FBD208,551?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1786FBD208,551 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1786FBD208,551?
LPC1786FBD208,551 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1786FBD208,551 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1786FBD208,551?
For technical support, including LPC1786FBD208,551 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1786FBD208,551 requirements.
6.How does Aetrix verify that LPC1786FBD208,551 is sourced from the original manufacturer or authorized distributors?
All LPC1786FBD208,551 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1786FBD208,551 meets industry standards.
7.What is the process for return or replacement of LPC1786FBD208,551?
All LPC1786FBD208,551 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1786FBD208,551, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1786FBD208,551 part is unused and in its original packaging.
Return procedure for LPC1786FBD208,551:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1786FBD208,551 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

