My Inquiry
My Account
NXP Semiconductors LPC1787FBD208,551
- Part No.:
- LPC1787FBD208,551
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 208-LQFP
- Datasheet:
-
LPC1787FBD208,551.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 208LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,494
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1787FBD208 from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller designed for high-integration embedded applications with low power dissipation, operating at up to 120 MHz CPU frequency, featuring 512 kB flash, 96 kB SRAM, and integrated USB Device/Host/OTG, five UARTs, dual CAN, and an 8-channel 12-bit ADC - deployed in industrial motor control and networked appliance systems.
For engineers reviewing the LPC1787FBD208 datasheet, LPC1787FBD208 pinout, LPC1787FBD208 application, or LPC1787FBD208 equivalent, key selection considerations include its LQFP208 package, absence of Ethernet MAC (vs. LPC1788), LCD controller support, EMC interface with 32-bit bus width, and 165 GPIO pins with 5 V tolerance on digital I/O functions.
Technical Context
The LPC1787FBD208 implements a Harvard-architecture ARM Cortex-M3 core with 3-stage pipeline, Memory Protection Unit (MPU) supporting eight regions, and Nested Vectored Interrupt Controller (NVIC). Its multilayer AHB matrix enables concurrent access by CPU, USB, GPDMA, and peripherals without arbitration delay unless shared slave contention occurs.
System-level features include dual PLLs (one for CPU, one dedicated for USB), RTC with 20-byte battery-backed registers and event recorder in RTC power domain, and a General Purpose DMA controller supporting transfers across UART, SSP, I2C, ADC, DAC, timers, and memory-to-memory operations - all accessible via AHB interconnect.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 with 3-stage pipeline, Harvard architecture, and MPU supporting eight memory regions for secure task isolation. |
| Max Clock Frequency | 120 MHz - enables real-time deterministic execution for motor control loops and protocol stacks requiring sub-10 µs interrupt latency. |
| Memory | 512 kB flash (ISP/IAP capable), 96 kB SRAM (64 kB main + 2×16 kB peripheral blocks), and 4032 B EEPROM - supports firmware updates and data logging without external storage. |
| Analog Peripherals | Eight-channel 12-bit ADC (400 kHz max sample rate) and 10-bit DAC with dedicated timer - suitable for closed-loop analog sensing and waveform generation. |
| Digital Interfaces | Dual CAN 2.0B controllers, five UARTs (including RS-485/EIA-485 and IrDA-capable USART4), three SSP, three I2C (one Fast-mode Plus), I2S, SD/MMC, and QEI - enables multi-protocol industrial connectivity. |
| Package & I/O | LQFP208 package with 165 GPIO pins (5 V tolerant), configurable pull-up/down, open-drain, and bit-band access - simplifies board layout for high-pin-count industrial HMI and control panels. |
| Power Management | Four reduced-power modes (Sleep, Deep-sleep, Power-down, Deep power-down) with Wake-up Interrupt Controller (WIC) - extends battery life in portable monitoring devices. |
Pinout & Package
LPC1787FBD208 uses a plastic low-profile quad flat package (LQFP208) with 208 leads, body dimensions 28 × 28 × 1.4 mm (SOT459-1), rated for −40 °C to +85 °C operation and single 3.3 V supply (2.4 V–3.6 V).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0[0] | GPIO / CAN1_RX / UART3_TX / UART0_TX | Multi-function digital I/O pin supporting CAN bus reception, asynchronous serial transmit, and general-purpose control with 5 V tolerance. |
| P0[1] | GPIO / CAN1_TX / UART3_RX / UART0_RX | Complementary CAN1 transceiver pair with UART receive capability - enables dual-role communication on same physical pin group. |
| P0[26] | GPIO / ADC0_IN[3] / DAC_OUT | Shared analog/digital terminal: functions as ADC input channel 3 or DAC output - requires software configuration to disable digital logic when used for analog output. |
| P0[27] | GPIO / ADC0_IN[4] / I2S_TX_SCK | Supports synchronous audio clocking (I2S master/slave) or analog input - critical for audio-enabled HMI designs requiring precise timing alignment. |
| P1[0] | GPIO / USB_PPWR1 / USB_UP_LED1 | USB port 1 power control and status indicator - drives external 5 V switch and provides visual feedback for device enumeration state. |
Key Features
| Feature | Design Value |
|---|---|
| Flash Accelerator + Local Code Bus | Enables zero-wait-state execution at 120 MHz from internal flash - eliminates need for external SRAM for code storage in cost-sensitive designs. |
| Two Independent PLLs | Separate CPU and USB PLLs allow simultaneous 120 MHz core operation and 48 MHz USB clock generation - avoids clock domain conflicts in host/device/OTG applications. |
| RTC with Event Recorder | 20-byte battery-backed registers and timestamped event capture on three inputs - preserves system state and logs fault triggers during power loss in industrial controllers. |
| GPDMA Controller | Eight-channel AHB-based DMA supporting UART, SSP, I2C, ADC, DAC, timers, and memory transfers - offloads CPU from data movement in high-throughput sensor or communication tasks. |
| Pin Function Multiplexing | Up to eight alternate functions per GPIO pin via IOCON register - allows flexible peripheral routing without PCB redesign when adapting to different sensor or interface requirements. |
Applications
| Industrial Motor Control | Networked Appliance Gateway |
|---|---|
Use Scenario: Closed-loop three-phase inverter control with current sensing, thermal monitoring, and fieldbus communication. IC Role / Device Role / Timing Role: Main system controller executing FOC algorithms, managing PWM outputs (motor control PWM + two standard PWM blocks), sampling ADC channels, and handling CAN/UART protocol stacks. Use Value: Integrated motor control PWM with six outputs, QEI for position feedback, and dual CAN for drive coordination eliminate external timing ICs and reduce BOM count by ≥3 components. | Use Scenario: Smart home hub aggregating Zigbee, BLE, and legacy wired sensors via UART/RS-485 while serving local web UI over USB CDC or Ethernet (via external PHY). IC Role / Device Role / Timing Role: Central protocol translator and local web server processor using USB Device/Host/OTG, five UARTs, and GPDMA-accelerated data buffering. Use Value: Dual CAN and USB OTG enable bridging between automotive diagnostics tools and home automation networks without external bridge ICs. |
| Medical Patient Monitor Interface | POS Terminal with Secure Peripherals |
Use Scenario: Portable vital signs monitor acquiring ECG, SpO₂, and temperature data while displaying results on TFT LCD and storing logs to SD card. IC Role / Device Role / Timing Role: System-on-chip managing analog front-end (12-bit ADC), LCD controller (up to 1024×768), SD/MMC interface, and RTC-backed data timestamping. Use Value: Integrated LCD controller with dedicated DMA and 24-bit color support reduces display driver complexity and eliminates external video buffer memory. | Use Scenario: Payment terminal interfacing magnetic stripe reader, EMV contact chip, and PIN pad via UART, I2C, and GPIO while enforcing secure boot and firmware integrity checks. IC Role / Device Role / Timing Role: Secure application processor executing payment stack, validating cryptographic signatures, and isolating sensitive peripherals via MPU-configured memory regions. Use Value: MPU with eight configurable regions enforces hardware-enforced memory partitioning between payment app, OS, and peripheral drivers - meeting PCI PTS v6.0 isolation requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1788FBD208 | Includes Ethernet MAC (MII/RMII) and LCD controller; identical flash/SRAM/peripherals otherwise. | Required for designs needing native 10/100 Mbps networking or direct TFT display driving without external controller. | Select LPC1788FBD208 when Ethernet or integrated LCD is mandatory; LPC1787FBD208 saves cost and power where those features are unused. |
| LPC1777FBD208 | Same package and pinout; lacks LCD controller and SD/MMC interface; retains dual CAN, USB, and 512 kB flash. | Suitable for CAN-based industrial gateways where display and removable storage are unnecessary. | LPC1777FBD208 offers identical footprint and core functionality at lower gate count - ideal for CAN-only edge nodes with no display or SD needs. |
Compared with LPC1788FBD208, LPC1787FBD208 removes Ethernet and retains full LCD capability, while LPC1777FBD208 further omits LCD and SD/MMC - enabling tiered feature scaling within the same LQFP208 footprint and toolchain.
Availability
LPC1787FBD208 is available at Aetrix Electronics and suitable for industrial motor control, networked appliance gateways, medical patient monitors, and POS terminals requiring stable component supply across extended product lifecycles.
Supply support for LPC1787FBD208 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in ARM-based microcontrollers and edge processing.
The LPC178x/7x family was engineered for high-performance, low-power embedded control in resource-constrained industrial and medical systems - emphasizing peripheral integration, real-time determinism, and long-term supply assurance.
FAQ
What is the maximum operating frequency of the LPC1787FBD208?
The LPC1787FBD208 operates at a maximum CPU frequency of 120 MHz, achieved via its on-chip PLL driven by either the 1–25 MHz crystal oscillator or the 12 MHz internal RC oscillator. This frequency is sustained across the full industrial temperature range (−40 °C to +85 °C) and 2.4 V–3.6 V supply voltage, with flash accelerator enabling zero-wait-state execution.
Does the LPC1787FBD208 include an Ethernet MAC?
No, the LPC1787FBD208 does not include an Ethernet MAC. According to Table 2 in the official datasheet, Ethernet is marked "N" (not available) for this part number, distinguishing it from the LPC1788FBD208 which includes MII/RMII Ethernet MAC with associated DMA. External Ethernet PHY interfacing remains possible via GPIO or SPI if required.
How many UART interfaces does the LPC1787FBD208 support?
The LPC1787FBD208 supports five UART interfaces, including UART0–UART3 and USART4. UART1 includes full modem control (RTS/CTS/DSR/DTR/RI/DCD), USART4 supports IrDA, synchronous mode, and ISO7816-3 smart card mode, and all UARTs feature fractional baud rate generation, internal FIFO, and DMA support - confirmed in Table 2 and Section 2 features.
What is the function of the P0[26] pin on the LPC1787FBD208?
P0[26] on the LPC1787FBD208 serves as a multifunction pin supporting GPIO, ADC0_IN[3] (analog input channel 3), and DAC_OUT (10-bit DAC output). When configured as DAC_OUT, the digital I/O function must be disabled; when used for ADC, the pin's 5 V tolerance is lost and input voltage must remain ≤ VREFP - per Table 3 pin description and Section 2 analog peripheral details.
Is the LPC1787FBD208 pin-compatible with the LPC23xx/LPC24xx families?
Yes, the LPC1787FBD208 pinout is explicitly designed for functional pin compatibility with the LPC23xx and LPC24xx families, as stated in Section 1 General Description. This enables migration paths for legacy ARM7-based designs, though software adaptation is required due to architectural differences between ARM7TDMI and ARM Cortex-M3 cores.
LPC1787FBD208,551 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 208-LQFP
- Series:
- LPC17xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, Microwire, Memory Card, SPI, SSI, SSP, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 165
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 96K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 8x12b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1787FBD208,551 FAQ
1.How can I place an order for LPC1787FBD208,551 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1787FBD208,551 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1787FBD208,551 reliable?
The price and inventory of LPC1787FBD208,551 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1787FBD208,551 is usually 5 days.
3.What payment methods are accepted for LPC1787FBD208,551?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1787FBD208,551 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1787FBD208,551?
LPC1787FBD208,551 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1787FBD208,551 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1787FBD208,551?
For technical support, including LPC1787FBD208,551 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1787FBD208,551 requirements.
6.How does Aetrix verify that LPC1787FBD208,551 is sourced from the original manufacturer or authorized distributors?
All LPC1787FBD208,551 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1787FBD208,551 meets industry standards.
7.What is the process for return or replacement of LPC1787FBD208,551?
All LPC1787FBD208,551 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1787FBD208,551, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1787FBD208,551 part is unused and in its original packaging.
Return procedure for LPC1787FBD208,551:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1787FBD208,551 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
