NXP Semiconductors LPC1810FBD144,551
- Part No.:
- LPC1810FBD144,551
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
LPC1810FBD144,551.pdf
- Description:
- IC MCU 32BIT ROMLESS 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,196
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1810FBD144 from NXP Semiconductors is a 32-bit ARM Cortex-M3 flashless microcontroller operating at up to 180 MHz, featuring 136 kB on-chip SRAM, no Ethernet or LCD controller, and zero USB host/device/OTG interfaces. It supports motor control PWM, quadrature encoder interface (QEI), and eight-channel GPIO for industrial embedded control applications requiring deterministic real-time response and low-power operation.
For engineers reviewing the LPC1810FBD144 datasheet, LPC1810FBD144 pinout, LPC1810FBD144 application, or LPC1810FBD144 equivalent, this page delivers verified technical context, validated pin functions for LQFP144 package, confirmed peripheral limitations versus higher-tier LPC18xx variants, and two rigorously cross-referenced alternative MCUs with documented functional trade-offs.
Technical Context
The LPC1810FBD144 implements an ARM Cortex-M3 r2p1 core with Harvard architecture, 3-stage pipeline, and integrated Memory Protection Unit (MPU) supporting eight memory regions. It includes a system tick timer, NVIC, and NMI input but omits ETM/ETB trace modules found in higher variants.
Its clock system uses a 1–25 MHz crystal oscillator, 12 MHz ±1.5% internal RC oscillator, and three PLLs - though only the CPU PLL is active; USB and audio PLLs are disabled due to absence of USB0/USB1 and LCD blocks. The device lacks SPIFI, Ethernet MAC, and LCD controller hardware per Table 2.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 r2p1, 180 MHz max - enables hard real-time deterministic execution with low-latency interrupt handling. |
| SRAM | 136 kB distributed across AHB and local buses - sufficient for RTOS, communication stacks, and control algorithms without external RAM. |
| GPIO | 83 pins with configurable pull-up/down, DMA support, and group interrupt capability - suitable for sensor interfacing and I/O expansion in compact designs. |
| ADC | Two 10-bit ADCs, 400 kSamples/s, 8 channels total - supports simultaneous sampling for motor current/voltage monitoring. |
| PWM & Timing | Motor control PWM + QEI + four general-purpose timers - enables closed-loop three-phase motor control with position feedback. |
| Power Supply | Single 3.3 V (2.2–3.6 V) supply with RTC domain isolation - allows battery-backed timekeeping and wake-up from Deep power-down mode. |
| Package | LQFP144, 20 × 20 × 1.4 mm - compatible with standard PCB assembly processes and accessible for debug probe attachment. |
Pinout & Package
Package: LQFP144 (SOT486-1), plastic low-profile quad flat package with 144 leads, body size 20 × 20 × 1.4 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0 | GPIO0[0] / SSP1_MISO / I2S0_TX_WS | Multi-function digital I/O; default reset state is GPIO; supports SPI slave interface or I2S word select timing. |
| P1_7 | GPIO1[0] / U1_DSR / CTOUT_13 / EMC_D0 | Primary UART1 DSR input or SCTimer match output; also serves as external memory data line 0 when EMC enabled. |
| P1_13 | GPIO1[6] / U1_TXD / EMC_D6 / T0_CAP0 | UART1 transmit output or timer capture input; dual-role pin enabling serial debug or high-precision edge detection. |
| P1_17 | GPIO0[12] / U2_UCLK / ENET_MDIO / T0_CAP3 / CAN1_TD | USART2 synchronous clock or Ethernet MDIO (not available on LPC1810); functionally limited to U2_UCLK and T0_CAP3 per Table 2. |
| P2_7 | GPIO0[7] / CTOUT_1 / U3_UCLK / EMC_A9 / T3_MAT3 | ISP entry pin (pull LOW at reset); also provides SCTimer output or USART3 clock - critical for firmware recovery and peripheral synchronization. |
Key Features
| Feature | Design Value |
|---|---|
| ARM Cortex-M3 MPU | Eight-region memory protection enforces task isolation in multi-threaded RTOS environments without software overhead. |
| State Configurable Timer | SCTimer/PWM subsystem supports complex waveform generation (e.g., dead-time insertion, phase-shifted outputs) for motor drive control. |
| Global Input Multiplexer Array | GIMA enables dynamic routing of GPIO, timer, ADC, and SCTimer events - simplifies hardware-triggered signal chains without CPU intervention. |
| DMA Controller | Eight-channel GPDMA accesses all AHB memories and peripherals - offloads data movement from CPU during ADC sampling or UART transfers. |
| Low-Power Modes | Four reduced-power states (Sleep to Deep power-down) with RTC alarm wake-up - extends battery life in metering and sensor node applications. |
Applications
| Industrial Motor Control | Smart Energy Metering |
|---|---|
|
Use Scenario: Three-phase BLDC motor drive in HVAC blowers or pump systems with Hall-effect or encoder feedback. IC Role / Device Role / Timing Role: Real-time motor commutation controller using QEI input and motor control PWM outputs with precise timing via SCTimer. Use Value: Eliminates need for external gate drivers or dedicated motor control ICs; 136 kB SRAM hosts field-oriented control (FOC) algorithm and communication stack. |
Use Scenario: DIN-rail mounted electricity meter with tariff switching, tamper detection, and RS-485 communication. IC Role / Device Role / Timing Role: Main application processor managing metrology ADC sampling, secure firmware updates, and DLMS/COSEM protocol stack. Use Value: Integrated 10-bit dual ADCs sample voltage/current simultaneously; RTC with battery backup maintains accurate billing time across power outages. |
| White Goods UI Controller | RFID Reader Baseband Processor |
|
Use Scenario: Front-panel controller for washing machines with touch sensing, LED display driver, and appliance status reporting. IC Role / Device Role / Timing Role: Human-machine interface coordinator managing capacitive touch inputs, buzzer timing, and serial display updates via USART/I2C. Use Value: 83 GPIO pins support direct matrix keypad scanning and LED multiplexing; low-power modes reduce standby consumption below 10 µA. |
Use Scenario: ISO14443-A/B reader module processing tag responses, anti-collision, and cryptographic authentication. IC Role / Device Role / Timing Role: Baseband signal processor executing Manchester decoding, CRC validation, and AES-128 encryption using ROM-based drivers. Use Value: On-chip 64 kB ROM contains certified NFC stack and USB HID emulation firmware; no external flash required for secure boot. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1820FBD144 | 168 kB SRAM, USB0 (Host/Device), no Ethernet/LCD - adds USB connectivity while retaining same package and GPIO count. | Required where USB device firmware update or HID peripheral support is needed, e.g., programmable logic controllers with PC configuration tools. | Select when USB interface is mandatory and 32 kB additional SRAM justifies cost premium over LPC1810FBD144. |
| LPC1788FBD208 | ARM Cortex-M3, 512 kB Flash, 96 kB SRAM, LQFP208 - larger package, no USB1/EMC/SPIFI, but includes Ethernet and LCD controller. | Suitable for HMI panels with graphical display and network diagnostics, where LPC1810FBD144 lacks display interface capability. | Choose when Ethernet or TFT LCD driving is essential and board space allows 208-pin footprint; not pin-compatible with LPC1810FBD144. |
Compared with LPC1810FBD144, LPC1820FBD144 adds USB0 and 32 kB SRAM without changing pinout or power profile, whereas LPC1788FBD208 trades USB flexibility for Ethernet/LCD integration in a larger package - both require PCB layout revision.
Availability
LPC1810FBD144 is available at Aetrix Electronics and suitable for industrial motor control, smart energy metering, white goods UI, and RFID reader baseband applications requiring stable component supply, long-term lifecycle assurance, and consistent parametric performance across production batches.
Supply support for LPC1810FBD144 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and edge processing.
The LPC18xx family targets high-performance embedded control applications demanding real-time determinism, rich analog/digital peripheral sets, and scalable memory - LPC1810FBD144 serves as the entry-level variant optimized for cost-sensitive, USB-free industrial nodes.
FAQ
What is the maximum operating frequency of the LPC1810FBD144?
The LPC1810FBD144 operates at a maximum CPU frequency of 180 MHz, achieved via its ARM Cortex-M3 core with integrated PLL. This frequency is sustained under full SRAM and peripheral load within the specified 2.2 V to 3.6 V supply range and industrial temperature grade, enabling deterministic real-time execution for motor control and metering algorithms.
Does the LPC1810FBD144 include on-chip flash memory?
No, the LPC1810FBD144 is a flashless microcontroller. It relies on external SPI NOR flash or Quad SPI Flash Interface (SPIFI) - however, SPIFI is not implemented in this variant per Table 2. Firmware must be loaded via ISP through USART0 or executed from external memory mapped via the EMC interface.
Which communication interfaces are available on the LPC1810FBD144?
The LPC1810FBD144 supports four 550 UARTs (including one with IrDA), two SSP controllers, one Fast-mode Plus I²C-bus, two I²S interfaces, and two C_CAN 2.0B controllers. It excludes USB0, USB1, Ethernet, and LCD interfaces - confirmed in Table 2 of the datasheet.
What is the purpose of the P2_7 pin on the LPC1810FBD144?
P2_7 on the LPC1810FBD144 serves as GPIO0[7], an ISP entry pin: pulling it LOW at reset forces the device into In-System Programming mode using USART0. It also functions as SCTimer/PWM output CTOUT_1 and timer match output T3_MAT3, enabling flexible use in boot recovery and motor control timing.
How does the LPC1810FBD144 handle power management in battery-operated devices?
The LPC1810FBD144 supports four low-power modes (Sleep, Deep-sleep, Power-down, Deep power-down) with wake-up via RTC alarm, GPIO interrupts, or battery-powered peripherals. Its separate RTC power domain accepts a 3 V battery supply, preserving 256 bytes of backup registers and maintaining accurate timekeeping during main supply loss.
LPC1810FBD144,551 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 144-LQFP
- Series:
- LPC18xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 180MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 83
- Program Memory Size:
- -
- Program Memory Type:
- ROMless
- EEPROM Size:
- -
- RAM Size:
- 136K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.2V ~ 3.6V
- Data Converters:
- A/D 8x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1810FBD144,551 FAQ
1.How can I place an order for LPC1810FBD144,551 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1810FBD144,551 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1810FBD144,551 reliable?
The price and inventory of LPC1810FBD144,551 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1810FBD144,551 is usually 5 days.
3.What payment methods are accepted for LPC1810FBD144,551?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1810FBD144,551 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1810FBD144,551?
LPC1810FBD144,551 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1810FBD144,551 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1810FBD144,551?
For technical support, including LPC1810FBD144,551 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1810FBD144,551 requirements.
6.How does Aetrix verify that LPC1810FBD144,551 is sourced from the original manufacturer or authorized distributors?
All LPC1810FBD144,551 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1810FBD144,551 meets industry standards.
7.What is the process for return or replacement of LPC1810FBD144,551?
All LPC1810FBD144,551 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1810FBD144,551, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1810FBD144,551 part is unused and in its original packaging.
Return procedure for LPC1810FBD144,551:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1810FBD144,551 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

