NXP Semiconductors LPC1810FET100,551
- Part No.:
- LPC1810FET100,551
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-TFBGA
- Datasheet:
-
LPC1810FET100,551.pdf
- Description:
- IC MCU 32BIT ROMLESS 100TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,347
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1810FET100 from NXP Semiconductors is a 32-bit ARM Cortex-M3 flashless microcontroller operating at up to 180 MHz, featuring 136 kB on-chip SRAM, no Ethernet or LCD controller, and zero USB interfaces. It targets cost-optimized industrial control and metering applications requiring deterministic real-time response without high-bandwidth peripherals.
For engineers reviewing the LPC1810FET100 datasheet, LPC1810FET100 pinout, LPC1810FET100 application, or LPC1810FET100 equivalent, key selection criteria include its TFBGA100 package with 49 GPIOs, absence of USB/Ethernet/LCD blocks, 10-bit dual ADC (4 channels total), and support for external memory via EMC - critical for resource-constrained embedded designs needing peripheral flexibility without feature bloat.
Technical Context
The LPC1810FET100 implements an ARM Cortex-M3 r2p1 core with Harvard architecture, 3-stage pipeline, and integrated MPU supporting eight memory regions. Its clock system includes three PLLs: one for CPU operation up to 180 MHz, one dedicated to audio, and one unused in this variant due to missing USB/USB PHY blocks.
Digital peripherals are constrained per Table 2: no C_CAN controllers, no motor control PWM, no QEI, and only four ADC input channels shared across two 10-bit ADCs. The External Memory Controller supports SRAM, NOR flash, and SDRAM but excludes SDRAM refresh control in this configuration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 r2p1, 180 MHz max - enables hard real-time deterministic execution with low-latency interrupt handling. |
| SRAM | 136 kB distributed across AHB and local banks - sufficient for RTOS, protocol stacks, and data buffering without external RAM. |
| ADC | Two 10-bit ADCs, 400 kSamples/s, 4 total input channels - supports analog sensor acquisition in e-metering and industrial monitoring. |
| GPIO | 49 configurable pins with AHB-speed access and DMA support - enables direct interfacing with sensors, displays, and discrete I/O. |
| Package | TFBGA100, 9 × 9 × 0.7 mm - compact footprint suitable for space-constrained industrial PCBs with fine-pitch assembly capability. |
| Power Supply | Single 3.3 V (2.2–3.6 V) with internal regulator - simplifies power design; RTC domain supports separate 3 V battery backup. |
| Debug Interface | JTAG and Serial Wire Debug with 8 breakpoints, 4 watchpoints, ETM/ETB - enables full visibility into real-time firmware execution. |
Pinout & Package
Package: TFBGA100 (SOT926-1), plastic thin fine-pitch ball grid array, 100 balls, 0.8 mm pitch, body size 9 × 9 × 0.7 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0 | GPIO0[0] / SSP1_MISO / I2S0_TX_WS | Multi-function digital I/O; primary use as general-purpose input/output or synchronous serial slave interface. |
| P1_0 | GPIO0[4] / EMCA5 / SSP0_SSEL | Configurable I/O; enables external memory address line 5 or SPI slave select for peripheral expansion. |
| P1_12 | GPIO1[5] / EMC_D5 / T0_CAP1 | Supports external memory data bus or timer capture input - critical for encoder or pulse-width measurement. |
| P1_13 | GPIO1[6] / EMC_D6 / SD_CD | Combines memory data path with SD card detect - allows shared signal routing in memory+storage subsystems. |
| P2_7 | GPIO0[7] / CTOUT_1 / U3_UCLK | ISP entry pin (LOW at reset); also serves as SCTimer/PWM output or USART3 clock - defines boot mode and timing control. |
Key Features
| Feature | Design Value |
|---|---|
| Flashless architecture | Relies on external SPIFI or parallel flash via EMC - eliminates internal flash wear-out and enables field-upgradable code storage. |
| State Configurable Timer (SCTimer/PWM) | Hardware state machine for complex waveform generation - replaces software-based PWM, reducing CPU load in motor/servo control. |
| Global Input Multiplexer Array (GIMA) | Dynamic routing of 32+ event sources to timers/ADC/SCT - enables flexible trigger synchronization without fixed hardware paths. |
| Eight-channel General-Purpose DMA | Transfers data between AHB peripherals and memory without CPU intervention - essential for high-throughput ADC sampling or UART streaming. |
| Secure Digital I/O (SD/MMC) interface | Direct SD card support with voltage switching and card detection - enables local data logging in metering and telemetry applications. |
Applications
| Industrial PLC I/O Module | e-Metering Data Logger |
|---|---|
|
Use Scenario: Compact DIN-rail mounted I/O node collecting analog sensor data and controlling relays in factory automation. IC Role / Device Role / Timing Role: Central MCU executing cyclic control logic, managing 4-channel ADC sampling, and driving GPIO-based relay drivers. Use Value: 136 kB SRAM accommodates Modbus RTU stack and data buffering; TFBGA100 enables dense PCB layout; EMC supports optional external FRAM for non-volatile event logging. |
Use Scenario: Single-phase electricity meter recording voltage/current waveforms and storing billing data locally. IC Role / Device Role / Timing Role: Real-time waveform acquisition engine using dual 10-bit ADCs at 400 kSamples/s, with RTC-backed timestamping. Use Value: Battery-backed RTC and 256-byte backup registers preserve time/date during mains failure; SD/MMC interface enables secure firmware updates and consumption history export. |
| White Goods Motor Control Hub | RFID Reader Controller |
|
Use Scenario: Appliance mainboard coordinating BLDC motor commutation, temperature sensing, and user interface in washing machines. IC Role / Device Role / Timing Role: Timing-critical motor control unit generating precise PWM patterns via SCTimer and reading quadrature feedback. Use Value: SCTimer/PWM hardware offloads CPU from waveform generation; GPIO group interrupts detect door latch status changes with minimal latency. |
Use Scenario: Handheld RFID interrogator reading ISO14443-A/B tags in access control or inventory systems. IC Role / Device Role / Timing Role: Host processor managing RF front-end timing, baseband signal processing, and secure tag authentication. Use Value: High-speed UARTs with IrDA support enable optical debug links; 49 GPIOs route antenna switching, LED indicators, and buzzer control signals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1820FET100 | 168 kB SRAM, no LCD/Ethernet/USB, same TFBGA100 package - adds 32 kB SRAM and retains identical peripheral set except for 8 vs. 4 ADC channels. | Preferred where larger buffer space is needed for protocol stacks or multi-sensor fusion without adding USB/Ethernet overhead. | Select when additional SRAM justifies minor BOM cost increase; pin-compatible with identical footprint and thermal profile. |
| LPC4310FET100 | Dual-core: ARM Cortex-M4F + Cortex-M0, 200 kB SRAM, no USB/Ethernet/LCD - adds floating-point unit and co-processor isolation, but removes SCTimer/PWM block. | Suitable for applications requiring DSP-intensive signal processing (e.g., harmonic analysis in meters) alongside real-time control. | Choose when algorithmic complexity demands FPU acceleration; verify SCTimer absence does not impact timing-critical PWM requirements. |
Compared with LPC1810FET100, LPC1820FET100 offers more SRAM for deeper buffering without changing layout, while LPC4310FET100 trades deterministic M3 timing for M4F compute power - making LPC1810FET100 optimal for pure real-time I/O control with minimal silicon cost.
Availability
LPC1810FET100 is available at Aetrix Electronics and suitable for industrial PLC modules, e-metering data loggers, white goods motor control hubs, and RFID reader controllers requiring stable component supply and long-term production continuity.
Supply support for LPC1810FET100 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers.
The LPC18xx family was designed for high-performance, flashless embedded control in industrial and metering applications - emphasizing peripheral flexibility, real-time determinism, and robust debug infrastructure over multimedia features.
FAQ
What is the maximum operating frequency of the LPC1810FET100?
The LPC1810FET100 operates at a maximum CPU frequency of 180 MHz using its ARM Cortex-M3 core. This speed is achieved via an internal PLL that multiplies the input crystal or RC oscillator frequency, and it remains stable across the full industrial temperature range (-40°C to +85°C) under specified supply conditions.
Does the LPC1810FET100 include onboard flash memory?
No, the LPC1810FET100 is a flashless microcontroller. It relies entirely on external memory - either through the Quad SPI Flash Interface (SPIFI) or the External Memory Controller (EMC) - for program storage. Boot code resides in 64 kB ROM, and 64-bit + 256-bit OTP memory is available for calibration or security keys.
How many ADC channels does the LPC1810FET100 support?
The LPC1810FET100 integrates two 10-bit ADCs with a combined total of four input channels. These are shared between ADC0 and ADC1, with each channel (e.g., ADC0_0 and ADC1_0) tied together on dedicated pins - limiting simultaneous independent sampling but enabling redundancy or differential configurations.
Is the LPC1810FET100 pin-compatible with other LPC18xx variants in TFBGA100?
Yes, the LPC1810FET100 shares the same TFBGA100 pinout (SOT926-1) with LPC1820FET100 and LPC1830FET100. All functions mapped to physical balls are identical; however, unused peripherals (e.g., USB, Ethernet) are disabled in silicon and do not affect pin behavior or electrical characteristics.
What debug interfaces are supported by the LPC1810FET100?
The LPC1810FET100 supports JTAG and Serial Wire Debug (SWD) interfaces, along with serial trace output. It includes eight hardware breakpoints, four watchpoints, and full support for the Enhanced Trace Module (ETM) and Enhanced Trace Buffer (ETB), enabling cycle-accurate instruction tracing and real-time variable monitoring during development.
LPC1810FET100,551 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-TFBGA
- Series:
- LPC18xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 150MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, Microwire, SPI, SSI, SSP, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 64
- Program Memory Size:
- -
- Program Memory Type:
- ROMless
- EEPROM Size:
- -
- RAM Size:
- 136K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 12x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1810FET100,551 FAQ
1.How can I place an order for LPC1810FET100,551 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1810FET100,551 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1810FET100,551 reliable?
The price and inventory of LPC1810FET100,551 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1810FET100,551 is usually 5 days.
3.What payment methods are accepted for LPC1810FET100,551?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1810FET100,551 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1810FET100,551?
LPC1810FET100,551 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1810FET100,551 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1810FET100,551?
For technical support, including LPC1810FET100,551 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1810FET100,551 requirements.
6.How does Aetrix verify that LPC1810FET100,551 is sourced from the original manufacturer or authorized distributors?
All LPC1810FET100,551 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1810FET100,551 meets industry standards.
7.What is the process for return or replacement of LPC1810FET100,551?
All LPC1810FET100,551 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1810FET100,551, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1810FET100,551 part is unused and in its original packaging.
Return procedure for LPC1810FET100,551:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1810FET100,551 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

