My Inquiry
My Account
NXP Semiconductors LPC1813JBD144E
- Part No.:
- LPC1813JBD144E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
LPC1813JBD144E.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,420
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1813JBD144E from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller operating at up to 180 MHz, featuring 512 kB flash (256 kB per bank), 104 kB on-chip SRAM, and 16 kB EEPROM. It integrates a State-Configurable Timer/PWM (SCTimer/PWM) subsystem, dual 10-bit ADCs (400 kSamples/s), 10-bit DAC, and supports industrial control applications requiring deterministic real-time response and multi-peripheral concurrency.
For engineers reviewing the LPC1813JBD144E datasheet, LPC1813JBD144E pinout, LPC1813JBD144E application, or LPC1813JBD144E equivalent, key selection criteria include its LQFP144 package with 83 GPIOs, absence of Ethernet/LCD/USB0 interfaces, presence of motor control PWM and QEI, and operation across –40 °C to +105 °C for rugged embedded deployment.
Technical Context
The LPC1813JBD144E implements the ARM Cortex-M3 r2p1 core with Harvard architecture, 3-stage pipeline, and integrated Memory Protection Unit (MPU) supporting eight memory regions. Its debug infrastructure includes JTAG/SWD, ETM/ETB trace, eight breakpoints, and four watchpoints - enabling robust firmware validation in safety-critical systems.
Peripheral interconnect is managed via an AHB multilayer matrix and Global Input Multiplexer Array (GIMA), allowing flexible event routing between timers, SCTimer/PWM, ADCs, and GPIOs. Clock generation uses three independent PLLs: one for CPU up to 180 MHz, one for audio, and one reserved - decoupling timing domains without external high-frequency crystals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 r2p1, 180 MHz max - delivers deterministic interrupt latency and Thumb-2 instruction efficiency for real-time control loops. |
| Memory | 512 kB flash (dual-bank), 104 kB SRAM, 16 kB EEPROM - enables secure firmware updates, data logging, and bootloader separation without external storage. |
| Analog I/O | Dual 10-bit ADCs (8 channels total, 400 kSamples/s), 10-bit DAC (400 kSamples/s) - supports closed-loop analog sensing and actuation in motor drives and power supplies. |
| Digital Peripherals | SCTimer/PWM subsystem, motor control PWM, QEI, 4x general-purpose timers, 83 GPIOs - provides precise waveform generation, position feedback, and flexible I/O mapping for industrial motion control. |
| Communication | 2× C_CAN 2.0B, 4× UART/USART (with IrDA/ISO7816), 2× SSP, 2× I²C (1× Fast-mode Plus), 2× I²S - meets industrial fieldbus and sensor interface requirements without protocol translation overhead. |
| Power & Environment | Single 3.3 V supply (2.4–3.6 V), –40 °C to +105 °C operation, RTC with battery backup, 4 power modes - ensures reliability in extended-temperature industrial enclosures and energy-constrained edge nodes. |
Pinout & Package
Package: LQFP144 (Plastic low profile quad flat package; 144 leads; body 20 × 20 × 1.4 mm, SOT486-1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0 | GPIO0[0] / SSP1_MISO / I2S0_TX_WS | Multi-function digital I/O supporting SPI slave communication or I2S word select synchronization in audio or sensor interfaces. |
| P1_0 | GPIO0[4] / EMC_A5 / SSP0_SSEL | Configurable as external memory address line or SPI slave select - enables direct NOR flash or SRAM expansion alongside peripheral control. |
| P1_1 | GPIO0[8] / CTOUT_7 / EMC_A6 | SCTimer/PWM output 7 or memory address line - allows hardware-timed signal generation while maintaining external memory access capability. |
| P1_15 | GPIO0[2] / U2_TXD / ENET_RXD0 | USART2 transmit or Ethernet receive data - though Ethernet is disabled in LPC1813, this pin remains available for UART use in compact designs. |
| P1_17 | GPIO0[12] / U2_UCLK / ENET_MDIO | USART2 synchronous clock or MDIO data - repurposed for serial clocking in synchronous protocols when Ethernet is unused. |
Key Features
| Feature | Design Value |
|---|---|
| State-Configurable Timer/PWM (SCTimer/PWM) | Hardware-based state machine for complex waveform generation (e.g., 3-phase motor commutation) without CPU intervention - reduces firmware complexity and jitter. |
| Global Input Multiplexer Array (GIMA) | Dynamic routing of GPIO, timer, ADC, and SCT events across AHB peripherals - enables custom trigger chains (e.g., ADC conversion start on timer match) without software polling. |
| Dual 10-bit ADCs with shared channels | Eight analog inputs simultaneously accessible by both ADCs - supports redundant sampling or differential acquisition with synchronized start for precision measurement. |
| Motor Control PWM + QEI | Integrated 3-phase PWM generator with dead-time insertion and quadrature encoder input - enables direct BLDC/PMSM motor control with position feedback using minimal external components. |
| Secure Boot & OTP Memory | 64-bit + 256-bit One-Time Programmable memory for cryptographic keys or device identity - supports root-of-trust implementation in certified industrial firmware deployments. |
Applications
| Industrial Motor Drives | Smart Energy Meters |
|---|---|
Use Scenario: Closed-loop control of BLDC motors in HVAC blowers or conveyor systems with real-time current sensing and thermal monitoring. IC Role / Device Role / Timing Role: Primary controller executing FOC algorithms, managing PWM outputs, reading QEI position, and sampling dual ADCs for phase currents. Use Value: SCTimer/PWM offloads commutation timing; motor control PWM provides hardware dead-time; 104 kB SRAM buffers sensor data for predictive maintenance analytics. |
Use Scenario: High-accuracy electricity metering with metrology-grade ADC sampling, tamper detection, and secure firmware updates over PLC or RF. IC Role / Device Role / Timing Role: System-on-chip handling metrology processing, secure boot, EEPROM-based tariff storage, and isolated communication stack. Use Value: Dual 10-bit ADCs enable simultaneous voltage/current sampling; 16 kB EEPROM stores calibration constants; OTP secures cryptographic keys against cloning. |
| Factory Automation I/O Modules | White Goods Control Units |
Use Scenario: DIN-rail mounted remote I/O node collecting digital inputs, analog sensor data, and driving relay/SSR outputs in PLC-connected systems. IC Role / Device Role / Timing Role: Deterministic real-time controller interfacing with CAN bus, reading 8-channel ADCs, and managing 83 GPIOs for discrete I/O expansion. Use Value: C_CAN 2.0B ensures robust fieldbus communication; GIMA routes fault signals directly to SCTimer for immediate shutdown; wide temperature range guarantees uptime in unconditioned cabinets. |
Use Scenario: Main control unit in washing machines or dishwashers managing motor sequencing, temperature/pressure sensing, user interface, and energy optimization. IC Role / Device Role / Timing Role: Central MCU coordinating motor PWM, ADC-based load sensing, DAC-driven display backlight, and UART-based UI communication. Use Value: Motor control PWM drives universal motors with variable speed; 10-bit DAC adjusts LED brightness linearly; 512 kB flash accommodates multiple regional firmware variants. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1833JBD144 | 512 kB flash, 136 kB SRAM, includes Ethernet MAC and USB0 - adds networking and host/device USB capability. | Required where wired connectivity (10/100T Ethernet) or USB device enumeration is mandatory, e.g., gateway nodes or HMI controllers. | Select LPC1833JBD144 only if Ethernet or USB0 functionality is needed; otherwise LPC1813JBD144 offers lower cost and identical motor/peripheral feature set. |
| LPC1823JBD144 | 512 kB flash, 104 kB SRAM, no QEI or motor control PWM - lacks dedicated motor timing hardware but retains SCTimer/PWM. | Suitable for general-purpose control without position feedback, e.g., lighting controllers or sensor aggregators where QEI is unnecessary. | Choose LPC1823JBD144 when QEI and motor PWM are unused; LPC1813JBD144 is preferred for motion control due to hardware QEI support and motor PWM block. |
Compared with LPC1833JBD144, LPC1813JBD144 removes Ethernet/USB0 to reduce BOM cost and power while retaining identical motor control peripherals; versus LPC1823JBD144, it adds QEI and motor PWM - making it the optimal choice for BLDC/PMSM drive applications requiring rotor position sensing and hardware-commutated timing.
Availability
LPC1813JBD144E is available at Aetrix Electronics and suitable for industrial motor drives, smart energy meters, factory automation I/O modules, and white goods control units requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LPC1813JBD144E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with leadership in ARM-based microcontrollers and edge processing.
The LPC18xx family was designed for high-performance industrial control, emphasizing real-time determinism, peripheral flexibility, and functional safety readiness - with the LPC1813JBD144E optimized for cost-sensitive motion control and metering applications without networking overhead.
FAQ
What is the maximum operating frequency of the LPC1813JBD144E?
The LPC1813JBD144E operates at a maximum CPU frequency of 180 MHz, achieved via its internal PLL system that accepts input from the 1–25 MHz crystal oscillator or 12 MHz internal RC oscillator. This frequency is fully supported across the –40 °C to +105 °C industrial temperature range specified for the LPC1813JBD144E.
Does the LPC1813JBD144E include Ethernet or USB interfaces?
No, the LPC1813JBD144E does not include Ethernet MAC or USB0/USB1 controllers - these peripherals are explicitly omitted per Table 2 of the datasheet. It retains C_CAN, UART/USART, SSP, I²C, and I²S interfaces, making it suitable for non-networked industrial control applications where those features are sufficient.
How much SRAM and flash memory does the LPC1813JBD144E have?
The LPC1813JBD144E integrates 104 kB of on-chip SRAM and 512 kB of flash memory split into two 256 kB banks. This configuration supports secure firmware updates with bank-swapping, real-time data buffering for ADC/DAC streams, and execution of complex control algorithms without external memory.
What analog peripherals are available on the LPC1813JBD144E?
The LPC1813JBD144E includes two independent 10-bit ADCs (ADC0 and ADC1) with combined 8-channel input capability and a 10-bit DAC. Both ADCs sample at up to 400 kSamples/s with DMA support, and all analog inputs are shared between ADC0 and ADC1 - enabling synchronized or redundant acquisition critical for metrology and motor control.
Is the LPC1813JBD144E pin-compatible with other LPC18xx variants in LQFP144?
Yes, the LPC1813JBD144E shares the same LQFP144 pinout (SOT486-1) and electrical characteristics with other LPC18xx devices in that package, including LPC1833JBD144 and LPC1823JBD144. However, peripheral enablement differs - for example, Ethernet pins are present but non-functional on LPC1813JBD144E, requiring firmware-level validation of used functions.
LPC1813JBD144E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 144-LQFP
- Series:
- LPC18xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 180MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 83
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 16K x 8
- RAM Size:
- 104K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.2V ~ 3.6V
- Data Converters:
- A/D 8x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1813JBD144E FAQ
1.How can I place an order for LPC1813JBD144E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1813JBD144E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1813JBD144E reliable?
The price and inventory of LPC1813JBD144E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1813JBD144E is usually 5 days.
3.What payment methods are accepted for LPC1813JBD144E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1813JBD144E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1813JBD144E?
LPC1813JBD144E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1813JBD144E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1813JBD144E?
For technical support, including LPC1813JBD144E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1813JBD144E requirements.
6.How does Aetrix verify that LPC1813JBD144E is sourced from the original manufacturer or authorized distributors?
All LPC1813JBD144E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1813JBD144E meets industry standards.
7.What is the process for return or replacement of LPC1813JBD144E?
All LPC1813JBD144E units undergo pre-shipment inspection (PSI). If there is an issue with LPC1813JBD144E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1813JBD144E part is unused and in its original packaging.
Return procedure for LPC1813JBD144E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1813JBD144E Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
