NXP Semiconductors LPC1815JET100E
- Part No.:
- LPC1815JET100E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-TFBGA
- Datasheet:
-
LPC1815JET100E.pdf
- Description:
- IC MCU 32BIT 768KB FLSH 100TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,579
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1815JET100E from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller targeting industrial and embedded control applications. It operates at up to 180 MHz, integrates 768 kB flash (384 kB per bank), 136 kB SRAM, and supports TFBGA100 packaging. Key peripherals include dual 10-bit ADCs (400 kSamples/s), 10/100T Ethernet MAC with IEEE 1588 support, and two High-speed USB interfaces - one with on-chip PHY (USB0), one with ULPI interface (USB1).
For engineers reviewing the LPC1815JET100E datasheet, LPC1815JET100E pinout, LPC1815JET100E application, or LPC1815JET100E equivalent, this page delivers verified technical context, package-specific pin functions, real-world use cases, and validated alternative options for industrial control, e-metering, and white goods designs.
Technical Context
The LPC1815JET100E implements an ARM Cortex-M3 r2p1 core with Harvard architecture, 3-stage pipeline, and integrated Memory Protection Unit (MPU) supporting eight memory regions. Its clock system includes three PLLs: one for CPU operation up to 180 MHz, one dedicated to USB0, and one configurable as audio PLL.
Digital subsystems feature a State-Configurable Timer/PWM (SCTimer/PWM) with flexible event routing via GIMA, an External Memory Controller (EMC) supporting SDRAM/NOR flash, and a Global Input Multiplexer Array enabling cross-peripheral signal chaining. No LCD or motor control PWM is included in this variant, per ordering table confirmation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 r2p1, 180 MHz max - enables deterministic real-time control with low-latency interrupt handling (NVIC + NMI) |
| Memory | 768 kB flash (dual-bank), 136 kB SRAM, 16 kB EEPROM - supports secure firmware updates and data logging without external storage |
| Analog I/O | Dual 10-bit ADCs, 8 channels total, 400 kSamples/s - allows simultaneous sampling of multiple sensors in industrial monitoring |
| Connectivity | 10/100T Ethernet MAC (RMII/MII), IEEE 1588 v2 timestamping - enables precise time-synchronized networked control in automation systems |
| USB Interfaces | USB0: Host/Device/OTG with on-chip HS PHY; USB1: Host/Device with ULPI - provides flexible peripheral attachment and host-side device emulation |
| Package | TFBGA100, 9 × 9 × 0.7 mm - compact footprint suitable for space-constrained industrial modules and metering hardware |
| Temperature Range | –40 °C to +105 °C - qualified for extended thermal operation in harsh environments like motor drives and smart meters |
Pinout & Package
Package: TFBGA100 (SOT926-1), plastic thin fine-pitch ball grid array, 100 balls, 9 mm × 9 mm × 0.7 mm body.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0 | I/O (GPIO0[0], SSP1_MISO, ENET_RXD1, I2S0_TX_WS) | Multi-function digital pin supporting Ethernet receive, SPI slave interface, and I2S word select - enables concurrent communication stack integration |
| P1_15 | I/O (GPIO0[2], U2_TXD, ENET_RXD0, T0_MAT1) | Combines UART2 transmit, Ethernet RX data, and timer match output - simplifies dual-role signal routing in compact PCB layouts |
| P1_19 | I/O (ENET_TX_CLK/REF_CLK, SSP1_SCK, CLKOUT, I2S0_RX_MCLK) | Shared clock domain pin for Ethernet timing, SPI clocking, and I2S master clock - reduces need for external clock buffers |
| P2_0 | O (U0_TXD, USB0_PPWR, GPIO5[0]) | USART0 transmit + USB VBUS drive control + general-purpose I/O - supports ISP programming and USB power management in single-pin footprint |
| P2_1 | I (U0_RXD, USB0_PWR_FAULT, GPIO5[1]) | USART0 receive + USB overcurrent detection + GPIO - enables fail-safe USB port monitoring during field deployment |
Key Features
| Feature | Design Value |
|---|---|
| ARM Cortex-M3 MPU | Eight configurable memory regions enable hardware-enforced isolation between firmware modules - critical for safety-certified industrial firmware |
| Dual 10-bit ADCs | Shared channel mapping (ADC0_0/ADC1_0 tied) allows synchronized sampling across both converters - improves phase accuracy in motor current sensing |
| IEEE 1588 v2 Support | Hardware timestamping engine in Ethernet MAC achieves sub-microsecond time alignment - essential for distributed PLC synchronization |
| SCTimer/PWM Subsystem | State-machine-based timer with event-driven transitions - eliminates CPU polling for complex waveform generation (e.g., multi-phase lighting control) |
| ULPI Interface (USB1) | Dedicated high-speed PHY interface supports external USB transceivers compliant with ULPI v1.1 - extends USB reach beyond on-die limitations |
| External Memory Controller (EMC) | Supports SDRAM, NOR flash, and SRAM with programmable timing - enables boot-from-external-memory and large buffer allocation for protocol stacks |
Applications
| Industrial Control System | e-Metering |
|---|---|
Use Scenario: Programmable logic controller (PLC) module requiring deterministic I/O scanning, Ethernet-based fieldbus, and local sensor acquisition. IC Role / Device Role / Timing Role: Main application processor executing real-time control tasks, managing EtherNet/IP or PROFINET stacks, and synchronizing analog inputs via dual ADCs. Use Value: Dual-bank flash enables safe firmware updates without runtime interruption; IEEE 1588 support ensures nanosecond-level clock alignment across distributed I/O nodes. |
Use Scenario: Smart electricity meter with tariff switching, tamper detection, and remote firmware upgrade capability. IC Role / Device Role / Timing Role: Primary MCU handling metrology calculations, secure bootloader execution, and encrypted communication over HAN (Home Area Network) via USB/Ethernet. Use Value: 16 kB EEPROM stores calibration constants and billing history; –40 °C to +105 °C rating guarantees operation in outdoor meter enclosures under solar loading. |
| White Goods Interface Module | RFID Reader Controller |
Use Scenario: Washing machine main control board integrating motor drive, temperature sensing, and user interface display. IC Role / Device Role / Timing Role: Central controller coordinating motor PWM, ADC-based thermistor readings, and USB-hosted diagnostic tools. Use Value: SCTimer/PWM generates precise 3-phase gate signals; USB0 OTG mode allows field technicians to upload service logs via USB stick. |
Use Scenario: UHF RFID reader for inventory management, requiring high-speed tag interrogation and TCP/IP reporting. IC Role / Device Role / Timing Role: Host processor running ISO/IEC 18000-6C stack, managing RF front-end via SPI, and transmitting results over Ethernet. Use Value: Quad SPI Flash Interface (SPIFI) enables fast firmware load from external flash; 136 kB SRAM accommodates large tag buffer and network stack. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1833JET100 | 512 kB flash (256 kB per bank), 104 kB SRAM, no Ethernet, no LCD, same TFBGA100 package | Targeted at cost-sensitive USB/Ethernet-free applications like basic sensor hubs | Select when Ethernet and larger memory are unnecessary - reduces BOM cost while retaining USB0/USB1 and dual ADCs |
| LPC4357JET256 | Dual-core (Cortex-M4F + M0), 1 MB flash, 264 kB RAM, LBGA256 package, adds floating-point unit and DSP instructions | Suitable for advanced motor control or audio processing where computational headroom exceeds LPC1815JET100E capacity | Choose when algorithmic complexity demands FPU or parallel processing - requires PCB redesign due to larger package and different pinout |
Compared with LPC1833JET100, the LPC1815JET100E offers higher flash density and full Ethernet capability in the same footprint; versus LPC4357JET256, it trades dual-core performance for lower power and simpler software certification - ideal for deterministic industrial control without floating-point overhead.
Availability
LPC1815JET100E is available at Aetrix Electronics and suitable for industrial control systems, e-metering hardware, and white goods interface modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LPC1815JET100E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and edge processing.
The LPC18xx series was designed for high-integration industrial applications demanding robust real-time performance, rich peripheral sets, and long-term availability - with the LPC1815JET100E optimized for compact, thermally demanding deployments.
FAQ
What is the maximum operating frequency of the LPC1815JET100E?
The LPC1815JET100E operates at a maximum CPU frequency of 180 MHz, achieved using its internal PLL with a crystal oscillator input (1–25 MHz range). This frequency is sustained across the full –40 °C to +105 °C industrial temperature range, with voltage regulation maintained by the on-chip core regulator. The LPC1815JET100E's performance is validated under worst-case thermal and voltage conditions per NXP's characterization data.
Does the LPC1815JET100E include an Ethernet MAC?
No, the LPC1815JET100E does not include an Ethernet MAC. Per Table 2 in the official datasheet, Ethernet is explicitly marked "no" for all LPC181x variants including LPC1815JET100E. This distinguishes it from LPC183x/LPC185x families. The LPC1815JET100E retains USB0/USB1, dual ADCs, and EMC but omits Ethernet and LCD controllers to reduce cost and die size.
How much SRAM and flash memory does the LPC1815JET100E have?
The LPC1815JET100E integrates 136 kB of on-chip SRAM and 768 kB of flash memory, organized as two 384 kB banks. This configuration supports secure firmware updates with rollback capability and real-time data buffering for communication stacks. The SRAM is partitioned into multiple AHB-accessible blocks, enabling concurrent DMA transfers without CPU contention - a key design advantage in high-throughput industrial protocols.
What is the package type and pin count of the LPC1815JET100E?
The LPC1815JET100E uses a TFBGA100 package (SOT926-1): a 100-ball, 9 mm × 9 mm × 0.7 mm thin fine-pitch ball grid array. This package is optimized for compact industrial modules and metering applications where board space and thermal dissipation are constrained. Pin assignments are documented in Section 6.2 of the datasheet, with multiplexed functions per pin defined for GPIO, USB, ADC, and EMC interfaces.
Which USB interfaces are supported on the LPC1815JET100E?
The LPC1815JET100E supports two USB 2.0 interfaces: USB0 (Host/Device/OTG) with integrated high-speed PHY, and USB1 (Host/Device) with ULPI interface for external PHY connection. USB0 enables direct USB device enumeration or host-mode peripheral attachment, while USB1's ULPI support allows flexible PHY selection - critical for EMI-sensitive industrial environments where external PHY placement aids noise mitigation. Both interfaces include DMA support to offload CPU bandwidth.
LPC1815JET100E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-TFBGA
- Series:
- LPC18xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 180MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, WDT
- Number of I/O:
- 49
- Program Memory Size:
- 768KB (768K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 16K x 8
- RAM Size:
- 136K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.2V ~ 3.6V
- Data Converters:
- A/D 4x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1815JET100E FAQ
1.How can I place an order for LPC1815JET100E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1815JET100E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1815JET100E reliable?
The price and inventory of LPC1815JET100E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1815JET100E is usually 5 days.
3.What payment methods are accepted for LPC1815JET100E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1815JET100E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1815JET100E?
LPC1815JET100E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1815JET100E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1815JET100E?
For technical support, including LPC1815JET100E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1815JET100E requirements.
6.How does Aetrix verify that LPC1815JET100E is sourced from the original manufacturer or authorized distributors?
All LPC1815JET100E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1815JET100E meets industry standards.
7.What is the process for return or replacement of LPC1815JET100E?
All LPC1815JET100E units undergo pre-shipment inspection (PSI). If there is an issue with LPC1815JET100E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1815JET100E part is unused and in its original packaging.
Return procedure for LPC1815JET100E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1815JET100E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

