NXP Semiconductors LPC1820FBD144,551
- Part No.:
- LPC1820FBD144,551
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
LPC1820FBD144,551.pdf
- Description:
- IC MCU 32BIT ROMLESS 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,230
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1820FBD144 from NXP Semiconductors is a 32-bit ARM Cortex-M3 flashless microcontroller operating at up to 180 MHz, featuring 168 kB on-chip SRAM, dual 10-bit ADCs (400 kSamples/s), and an integrated motor control PWM. It supports Ethernet MAC with IEEE 1588 timestamping, USB 2.0 Host/Device interface (USB0), and external memory controller for NOR flash and SDRAM - deployed in industrial e-metering and white goods control systems.
For engineers reviewing the LPC1820FBD144 datasheet, LPC1820FBD144 pinout, LPC1820FBD144 application, or LPC1820FBD144 equivalent, key selection criteria include its LQFP144 package, absence of LCD/Ethernet/USB1, 83 GPIOs with configurable pull-ups/downs, and support for real-time deterministic control via SCTimer/PWM and QEI.
Technical Context
The LPC1820FBD144 implements an ARM Cortex-M3 r2p1 core with Harvard architecture, 3-stage pipeline, and integrated MPU/NVIC for deterministic real-time execution. Its clock system includes three PLLs - one for CPU (up to 180 MHz), one dedicated to USB0, and one configurable as audio PLL - all fed by a 1–25 MHz crystal or 12 MHz ±1.5% internal RC oscillator.
Digital peripheral routing is managed by the Global Input Multiplexer Array (GIMA), enabling flexible event-driven interconnect between timers, ADCs, and SCTimer/PWM. The device uses AHB-based memory mapping with separate instruction/data buses and supports DMA access across all AHB peripherals including UARTs, SSPs, I2S, and USB0.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 r2p1, 180 MHz max - enables hard real-time control loops with sub-1 µs interrupt latency. |
| SRAM | 168 kB distributed across AHB/local blocks - supports concurrent code execution, data buffering, and DMA transfers without contention. |
| ADC | Two 10-bit ADCs, 400 kSamples/s each, 8 channels total - allows simultaneous sampling of motor phase currents and sensor feedback. |
| Timers & PWM | Four general-purpose timers + SCTimer/PWM + motor control PWM + QEI - delivers precise three-phase motor commutation and encoder-based position tracking. |
| Connectivity | USB0 (Host/Device, on-chip HS PHY), four UARTs (one with IrDA), two SSPs, Fast-mode Plus I²C, two I²S - enables HMI, fieldbus bridging, and audio streaming. |
| Power | Single 3.3 V supply (2.2–3.6 V), four low-power modes (Sleep to Deep power-down), RTC with battery backup - suitable for battery-backed metering and always-on monitoring. |
| Package | LQFP144 (20 × 20 × 1.4 mm) - provides 83 GPIOs with configurable pull-up/pull-down and AHB-fast GPIO register access. |
Pinout & Package
Package: LQFP144 (SOT486-1), plastic low-profile quad flat package with 144 leads, body size 20 × 20 × 1.4 mm, lead pitch 0.5 mm, exposed thermal pad optional.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0 | GPIO0[0] / SSP1_MISO / I2S0_TX_WS | Multi-function digital I/O supporting SPI slave communication or I2S word select timing - selectable via SCU registers. |
| P1_7 | GPIO1[0] / U1_DSR / CTOUT_13 / EMC_D0 | Combines UART modem control, SCTimer match output, and external memory data line - enables shared bus interfacing with minimal pin count. |
| P1_15 | GPIO0[2] / U2_TXD / ENET_RXD0 / T0_MAT1 | USART2 transmit pin also serves as Ethernet RX data input - confirms this pin is not used for Ethernet in LPC1820FBD144 (per Table 2). |
| P2_7 | GPIO0[7] / CTOUT_1 / U3_UCLK / EMC_A9 | ISP entry pin (pull LOW at reset for bootloader mode); also supports synchronous USART clocking and external memory addressing. |
| VDDA / VSSA | Analog power / ground | Dedicated analog supply pins for ADC/DAC reference stability - require local 100 nF + 10 µF decoupling per datasheet Section 9.2. |
Key Features
| Feature | Design Value |
|---|---|
| State Configurable Timer (SCTimer/PWM) | Event-driven, programmable state machine for complex PWM generation - eliminates CPU overhead in motor control and lighting dimming. |
| Global Input Multiplexer Array (GIMA) | Hardware crossbar connecting 24 inputs to 16 outputs - enables direct timer-triggered ADC sampling or QEI-position-synchronized PWM updates. |
| USB0 with on-chip HS PHY | Full-speed and high-speed USB 2.0 Host/Device operation without external transceiver - reduces BOM cost and PCB area in embedded host applications. |
| Motor Control PWM | Dedicated 3-phase complementary PWM generator with dead-time insertion and fault protection - supports BLDC/PMSM drives up to 20 kHz switching. |
| Quadrature Encoder Interface (QEI) | Hardware position/speed capture from incremental encoders - processes A/B/Z signals with 4× quadrature decoding and index pulse detection. |
Applications
| Industrial Motor Control | e-Metering |
|---|---|
|
Use Scenario: Closed-loop control of 3-phase induction or BLDC motors in HVAC blowers and pump drives. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms using SCTimer/PWM, QEI, and dual ADCs with synchronized sampling. Use Value: Deterministic 180 MHz Cortex-M3 execution and hardware-accelerated motor peripherals reduce jitter below 50 ns, improving torque ripple performance. |
Use Scenario: Smart electricity meter with tariff switching, tamper detection, and secure data logging. IC Role / Device Role / Timing Role: System controller managing metrology ADC interface, RTC-based billing intervals, and secure communication via UART/USB. Use Value: 256-byte battery-backed RTC registers retain billing data during mains failure; OTP memory stores calibration constants and cryptographic keys. |
| White Goods UI & Control | RFID Reader Hub |
|
Use Scenario: Front-panel HMI and mainboard control in washing machines and dishwashers. IC Role / Device Role / Timing Role: Coordinating display (via GPIO-driven segment drivers), touch sensing, motor sequencing, and safety monitoring. Use Value: 83 GPIOs with fast AHB access enable direct LED/digit driving and capacitive touch scanning without external shifters or controllers. |
Use Scenario: Multi-protocol RFID reader aggregating UHF, HF, and NFC tags in access control systems. IC Role / Device Role / Timing Role: Host processor managing multiple RFID transceivers via UART/SSP, performing tag anti-collision, and encrypting payload data. Use Value: Four UARTs (one with IrDA) and two SSPs allow concurrent connection to ISO14443, ISO15693, and EPC Gen2 readers with DMA offloading. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1830FBD144 | 200 kB SRAM, Ethernet MAC, USB1 ULPI interface, 8-channel ADC - adds connectivity but no LCD or USB0 OTG. | Required where IEEE 1588 time-sync or dual USB host capability is needed for gateway functions. | Select when Ethernet backhaul or secondary USB host port is mandatory; LPC1820FBD144 suffices for standalone motor control or metering. |
| LPC4350FBD144 | Dual-core (Cortex-M4F + M0), 264 kB SRAM, floating-point unit, enhanced security features - higher performance and isolation. | Suitable for safety-critical firmware updates, secure boot, or mixed signal processing requiring FPU acceleration. | Choose for applications needing certified functional safety (IEC 61508 SIL2) or real-time DSP tasks; LPC1820FBD144 targets cost-optimized deterministic control. |
Compared with LPC1830FBD144 and LPC4350FBD144, the LPC1820FBD144 offers optimized BOM cost and power efficiency for non-networked embedded control, trading Ethernet and dual-core capability for lower gate count, reduced thermal load, and simplified layout in space-constrained white goods designs.
Availability
LPC1820FBD144 is available at Aetrix Electronics and suitable for industrial motor control, e-metering, and white goods applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for LPC1820FBD144 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with over 50 years of embedded systems expertise.
The LPC18xx family was designed for high-performance, flashless real-time control in resource-constrained industrial environments - emphasizing deterministic timing, peripheral flexibility, and robust power management.
FAQ
What is the maximum operating frequency of the LPC1820FBD144?
The LPC1820FBD144 operates at a maximum CPU frequency of 180 MHz using its ARM Cortex-M3 core. This speed is achieved via an internal PLL driven by either an external 1–25 MHz crystal or the 12 MHz ±1.5% internal RC oscillator. The core maintains full performance across its specified voltage range (2.2 V to 3.6 V) and industrial temperature range (−40 °C to +85 °C), as validated in NXP's Rev. 6.8 product data sheet.
Does the LPC1820FBD144 include on-chip Flash memory?
No, the LPC1820FBD144 is a flashless microcontroller. It relies on external storage (e.g., SPI flash via SPIFI or parallel NOR flash via EMC) for program code, while executing from its 168 kB of on-chip SRAM. This architecture enables faster code fetch and eliminates flash wear-out concerns - a key design choice confirmed in the official NXP LPC1850/30/20/10 product data sheet section 1.
How many ADC channels does the LPC1820FBD144 support?
The LPC1820FBD144 integrates two independent 10-bit ADCs (ADC0 and ADC1), each supporting up to eight input channels for a total of eight distinct analog inputs. Both ADCs operate at up to 400 kSamples/s with DMA support, and their channels are multiplexed such that ADC0_0 and ADC1_0 share the same physical pin - a configuration explicitly defined in Table 3 of the NXP datasheet.
Is Ethernet functionality available on the LPC1820FBD144?
No, Ethernet MAC is not implemented in the LPC1820FBD144. Per Table 2 of the NXP datasheet, the LPC1820 variant excludes Ethernet, LCD, and USB1 - distinguishing it from LPC1830/LPC1850. Pins labeled ENET_RXD0, ENET_TXD0, etc., in the LQFP144 pinout are reserved (R) for this part and must not be connected or assumed functional.
What debug interfaces are supported by the LPC1820FBD144?
The LPC1820FBD144 supports JTAG and Serial Wire Debug (SWD) interfaces, along with serial trace, eight hardware breakpoints, and four watchpoints. It also includes Enhanced Trace Module (ETM) and Enhanced Trace Buffer (ETB) support for real-time instruction and data flow analysis - all features documented in Section 2.1 of the NXP LPC1850/30/20/10 product data sheet.
LPC1820FBD144,551 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 144-LQFP
- Series:
- LPC18xx
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 180MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 83
- Program Memory Size:
- -
- Program Memory Type:
- ROMless
- EEPROM Size:
- -
- RAM Size:
- 168K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.2V ~ 3.6V
- Data Converters:
- A/D 8x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1820FBD144,551 FAQ
1.How can I place an order for LPC1820FBD144,551 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1820FBD144,551 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1820FBD144,551 reliable?
The price and inventory of LPC1820FBD144,551 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1820FBD144,551 is usually 5 days.
3.What payment methods are accepted for LPC1820FBD144,551?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1820FBD144,551 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1820FBD144,551?
LPC1820FBD144,551 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1820FBD144,551 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1820FBD144,551?
For technical support, including LPC1820FBD144,551 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1820FBD144,551 requirements.
6.How does Aetrix verify that LPC1820FBD144,551 is sourced from the original manufacturer or authorized distributors?
All LPC1820FBD144,551 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1820FBD144,551 meets industry standards.
7.What is the process for return or replacement of LPC1820FBD144,551?
All LPC1820FBD144,551 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1820FBD144,551, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1820FBD144,551 part is unused and in its original packaging.
Return procedure for LPC1820FBD144,551:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1820FBD144,551 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

