NXP Semiconductors LPC1820FBD144K
- Part No.:
- LPC1820FBD144K
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
LPC1820FBD144K.pdf
- Description:
- IC MCU 32BIT ROMLESS 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:300
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1820FBD144K from NXP Semiconductors is a 32-bit ARM Cortex-M3 flashless microcontroller operating at up to 180 MHz, featuring 168 kB on-chip SRAM, dual 10-bit ADCs (400 kSamples/s), and an integrated motor control PWM for three-phase applications. It targets industrial control and e-metering systems requiring deterministic real-time response, low-power operation, and peripheral integration without external Flash.
For engineers reviewing the LPC1820FBD144K datasheet, LPC1820FBD144K pinout, LPC1820FBD144K application, or LPC1820FBD144K equivalent, key selection criteria include its LQFP144 package, absence of Ethernet/LCD/USB1, support for external memory via EMC, and availability of eight ADC channels with DMA acceleration.
Technical Context
The LPC1820FBD144K implements an ARM Cortex-M3 r2p1 core with Harvard architecture, 3-stage pipeline, and integrated MPU supporting eight memory regions. Its clock system includes three PLLs - one for CPU (up to 180 MHz), one dedicated to USB0, and one configurable as audio PLL - all fed by a 1–25 MHz crystal or 12 MHz ±1.5% internal RC oscillator.
Digital subsystems include a State Configurable Timer/PWM (SCTimer/PWM) with flexible event-driven state machines, Global Input Multiplexer Array (GIMA) for cross-peripheral signal routing, and an External Memory Controller (EMC) supporting SRAM, NOR flash, and SDRAM. It lacks Ethernet MAC, LCD controller, and USB1 PHY - confirmed in Table 2 of the datasheet for this variant.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 r2p1, 180 MHz max - enables hard real-time deterministic execution with NVIC and MPU for safety-critical tasks. |
| SRAM | 168 kB on-chip - partitioned into AHB and local banks for concurrent CPU/DMA access without bus contention. |
| ADC | Two 10-bit ADCs, 400 kSamples/s each, 8 channels total - supports simultaneous sampling for motor current sensing or energy metering inputs. |
| PWM | Motor control PWM with three-phase output - integrates dead-time insertion and fault protection for BLDC/PMSM drive stages. |
| Package | LQFP144, 20 × 20 × 1.4 mm - surface-mount compatible with standard reflow profiles and accessible debug pins (SWD/JTAG). |
| Power Supply | Single 3.3 V (2.2–3.6 V) supply with on-chip regulator - simplifies power design; RTC domain supports separate 3 V battery backup. |
| USB Interface | One HS USB 2.0 Host/Device/OTG (USB0) with on-chip PHY - enables firmware updates, HID device emulation, or host-side peripheral attachment. |
| Serial Peripherals | Four UART/USART (one with IrDA, one with modem interface), two SSP, two I²C (one Fast-mode Plus), two I²S - provides robust connectivity for sensors, displays, and audio codecs. |
Pinout & Package
Package: LQFP144 (SOT486-1), plastic low-profile quad flat package with 144 leads, body size 20 × 20 × 1.4 mm. Pin functions are multiplexed across 16 GPIO ports (P0–P9, PA–PF); each pin supports up to eight digital functions configured via SCU registers. Dedicated analog pins serve ADC0/ADC1 inputs and DAC output.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0 | GPIO0[0] / SSP1_MISO / I2S0_TX_WS | Primary GPIO with SPI slave input and I2S word select - enables daisy-chained peripherals or audio master timing. |
| P1_7 | GPIO1[0] / U1_DSR / CTOUT_13 / EMC_D0 | Multi-role pin supporting UART modem control, SCTimer PWM output, and external memory data line - allows shared bus routing in compact designs. |
| P1_15 | GPIO0[2] / U2_TXD / ENET_RXD0 / T0_MAT1 | USART2 transmit with fallback Ethernet RX and timer match - retains functionality when Ethernet is disabled per LPC1820 variant definition. |
| P2_7 | GPIO0[7] / CTOUT_1 / U3_UCLK / EMC_A9 / T3_MAT3 | ISP entry pin (LOW at reset) with SCTimer output, synchronous USART clock, and address bus capability - critical for field firmware recovery and memory expansion. |
| P1_12 | GPIO1[5] / U1_DCD / EMC_D5 / T0_CAP1 | Data carrier detect input repurposed as external memory data line or timer capture - supports legacy modem interfaces or high-speed edge-triggered event logging. |
Key Features
| Feature | Design Value |
|---|---|
| Flashless Architecture | Eliminates external NOR/Quad-SPI Flash dependency; boots from SPIFI or internal ROM - reduces BOM cost and PCB area while enabling secure boot from OTP. |
| SCTimer/PWM Subsystem | State-machine-based timer with programmable transitions and event chaining - replaces multiple discrete timers for complex waveform generation (e.g., trapezoidal commutation). |
| GIMA Crossbar | Hardware-routed signal matrix linking GPIO, timers, ADCs, and PWMs - removes software overhead for trigger synchronization and enables lock-step sampling. |
| Dual 10-bit ADCs with DMA | Independent conversion engines with configurable start triggers and scatter-gather DMA - ensures jitter-free acquisition of phase currents and DC bus voltage in motor drives. |
| EMC with SDRAM Support | External memory controller with programmable timing and 16-bit data bus - enables frame buffer storage for HMI or buffering of high-rate sensor streams without SRAM exhaustion. |
| Ultra-Low-Power RTC | Battery-backed 256-byte register bank and alarm timer on isolated power domain - maintains timekeeping and wake-up scheduling during Deep Power-down mode (sub-1 µA). |
Applications
| Industrial Motor Control | e-Metering |
|---|---|
Use Scenario: Three-phase BLDC motor drive in HVAC compressors or pump controllers requiring precise current sensing and commutation timing. IC Role / Device Role / Timing Role: Main real-time controller executing FOC algorithm, managing gate drivers via motor control PWM, and sampling dual ADCs synchronously. Use Value: Integrated SCTimer eliminates external timer ICs; 168 kB SRAM accommodates dual-current PI loops and observer calculations without external RAM. |
Use Scenario: Polyphase electricity meter with harmonic analysis, tamper detection, and secure data logging. IC Role / Device Role / Timing Role: Metering SoC handling metrology ADC interface, IEEE 1701/1702 compliance processing, and secure communication stack. Use Value: Dual 10-bit ADCs sample voltage/current simultaneously; OTP memory stores calibration coefficients; RTC maintains billing timestamps during mains outage. |
| RFID Reader Systems | White Goods HMI |
Use Scenario: UHF RFID reader with ISO 18000-6C protocol support, antenna switching, and tag inventory acceleration. IC Role / Device Role / Timing Role: Baseband processor managing ASK/PSK modulation, EPC Gen2 command sequencing, and anti-collision logic. Use Value: GIMA routes ADC samples to SCTimer for precise pulse-width measurement; USB0 enables PC configuration and firmware updates. |
Use Scenario: Smart washing machine control panel with touch interface, temperature monitoring, and motor speed regulation. IC Role / Device Role / Timing Role: Central appliance controller coordinating UI rendering, thermal protection, and variable-speed motor control. Use Value: LQFP144 package allows direct connection to capacitive touch overlay; 83 GPIOs support button matrix, LED indicators, and sensor inputs without expanders. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1830FBD144 | 200 kB SRAM, includes Ethernet MAC and USB1 ULPI interface - adds 32 kB SRAM and wired network capability. | Required for industrial gateways needing TCP/IP stack offload or dual USB host/device roles. | Select when Ethernet or second USB channel is mandatory; LPC1820FBD144 remains optimal for cost-sensitive, non-networked motor control. |
| LPC4350FET100 | Dual-core (Cortex-M4 + M0), 264 kB SRAM, no USB0 OTG - adds floating-point unit and co-processor for compute-intensive tasks. | Suitable for audio DSP or advanced motor control with observer-based position estimation. | Choose for higher computational throughput; LPC1820FBD144 offers better price/performance for deterministic 180 MHz real-time control without FP requirements. |
Compared with LPC1830FBD144 and LPC4350FET100, the LPC1820FBD144 delivers optimized balance of real-time performance, peripheral set, and cost for standalone motor control and metering - trading Ethernet and extra SRAM for lower unit price and reduced layout complexity in non-connected applications.
Availability
LPC1820FBD144K is available at Aetrix Electronics and suitable for industrial motor control, e-metering, RFID reader, and white goods HMI applications requiring stable component supply, long-term lifecycle assurance, and full traceability.
Supply support for LPC1820FBD144K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and edge processing.
The LPC18xx family was designed specifically for high-performance, flashless embedded control in resource-constrained industrial environments - emphasizing real-time determinism, peripheral flexibility, and low-power operation without external memory dependencies.
FAQ
What is the maximum operating frequency of the LPC1820FBD144K?
The LPC1820FBD144K operates at a maximum CPU frequency of 180 MHz using its ARM Cortex-M3 core. This is achieved via an internal PLL driven by either an external 1–25 MHz crystal or the 12 MHz internal RC oscillator trimmed to ±1.5 % accuracy. The core's 3-stage pipeline and Harvard architecture ensure sustained throughput at this rate without instruction stalls.
Does the LPC1820FBD144K include on-chip Flash memory?
No, the LPC1820FBD144K is a flashless microcontroller. It relies on external Quad SPI Flash via the SPIFI interface or executes code from its 168 kB on-chip SRAM. Boot code and USB stack reside in 64 kB ROM, and 64-bit + 256-bit OTP memory is available for calibration data or security keys - eliminating need for external Flash in many applications.
Which communication interfaces are supported by the LPC1820FBD144K?
The LPC1820FBD144K supports four UART/USARTs (including IrDA and modem variants), two SSP controllers, two I²C interfaces (one Fast-mode Plus at 1 Mbit/s), two I²S audio interfaces, one HS USB 2.0 Host/Device/OTG (USB0), and C_CAN 2.0B. It does not include Ethernet MAC, LCD controller, or USB1 - as confirmed in Table 2 of the official datasheet.
How many ADC channels does the LPC1820FBD144K provide, and what is their resolution?
The LPC1820FBD144K integrates two independent 10-bit ADCs (ADC0 and ADC1), each capable of 400 kSamples/s conversion rate. Together they provide eight input channels - with channel 0 through 7 shared between both ADCs - enabling simultaneous sampling for differential measurements or redundant sensing in safety-critical applications.
What package type and pin count does the LPC1820FBD144K use?
The LPC1820FBD144K uses a Plastic Low-Profile Quad Flat Package (LQFP144) with 144 leads and body dimensions of 20 × 20 × 1.4 mm (SOT486-1). This package provides full access to all GPIO, debug (SWD/JTAG), and peripheral signals, and is compatible with standard PCB assembly processes and manual prototyping.
LPC1820FBD144K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 144-LQFP
- Series:
- LPC18xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit
- Speed:
- 180MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 83
- Program Memory Size:
- -
- Program Memory Type:
- ROMless
- EEPROM Size:
- -
- RAM Size:
- 168K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.2V ~ 3.6V
- Data Converters:
- A/D 8x10b SAR; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1820FBD144K FAQ
1.How can I place an order for LPC1820FBD144K through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1820FBD144K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1820FBD144K reliable?
The price and inventory of LPC1820FBD144K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1820FBD144K is usually 5 days.
3.What payment methods are accepted for LPC1820FBD144K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1820FBD144K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1820FBD144K?
LPC1820FBD144K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1820FBD144K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1820FBD144K?
For technical support, including LPC1820FBD144K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1820FBD144K requirements.
6.How does Aetrix verify that LPC1820FBD144K is sourced from the original manufacturer or authorized distributors?
All LPC1820FBD144K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1820FBD144K meets industry standards.
7.What is the process for return or replacement of LPC1820FBD144K?
All LPC1820FBD144K units undergo pre-shipment inspection (PSI). If there is an issue with LPC1820FBD144K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1820FBD144K part is unused and in its original packaging.
Return procedure for LPC1820FBD144K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1820FBD144K Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

