NXP Semiconductors LPC1822JBD144E
- Part No.:
- LPC1822JBD144E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
LPC1822JBD144E.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,383
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1822JBD144E from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller designed for industrial embedded control applications. It operates at up to 180 MHz, integrates 512 kB flash (single-bank), 104 kB SRAM, and supports USB 2.0 Host/Device operation via USB1 with ULPI interface - no Ethernet or LCD controller. It features an SCTimer/PWM subsystem, dual 10-bit ADCs (8 channels total), and motor control PWM.
For engineers reviewing the LPC1822JBD144E datasheet, LPC1822JBD144E pinout, LPC1822JBD144E application, or LPC1822JBD144E equivalent, key selection considerations include its LQFP144 package, -40 °C to +105 °C temperature grade, absence of Ethernet/LCD, and dedicated USB1 ULPI support for high-speed peripheral connectivity.
Technical Context
The LPC1822JBD144E implements the ARM Cortex-M3 r2p1 core with Harvard architecture, 3-stage pipeline, and integrated MPU/NVIC. It uses separate AHB buses for peripherals including SCTimer/PWM, GIMA crossbar, and dual SSP controllers with DMA.
Its clock system includes three PLLs: one for CPU (up to 180 MHz), one for USB1 (via ULPI), and one configurable as audio PLL. The device lacks Ethernet MAC and LCD controller hardware, confirmed by Table 2 in the datasheet, and omits QEI and second USB PHY (USB0) functionality.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 r2p1, 180 MHz max - enables deterministic real-time control with low-latency interrupt handling. |
| Flash Memory | 512 kB single-bank flash - supports in-application programming (IAP) but no dual-bank swap for seamless firmware updates. |
| SRAM | 104 kB on-chip SRAM - sufficient for RTOS stacks, USB descriptor buffers, and sensor data processing without external RAM. |
| ADC | Dual 10-bit ADCs, 400 kSamples/s, 8 shared channels - allows simultaneous sampling of analog sensors with hardware synchronization. |
| USB Interface | USB1 only: Host/Device with ULPI interface - requires external high-speed PHY; no on-chip USB0 PHY or OTG capability. |
| Temperature Range | -40 °C to +105 °C - qualified for extended industrial environments including motor drives and power converters. |
| GPIO Count | 83 configurable GPIO pins - supports multiplexed functions including UART, I²C, I²S, SSP, and SCTimer/PWM I/O routing via GIMA. |
Pinout & Package
Package: LQFP144 (20 × 20 × 1.4 mm, SOT486-1). 144-pin quad flat package with exposed thermal pad; compatible with standard reflow profiles and manual inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0 | GPIO0[0] / SSP1_MISO / I2S0_TX_WS | Multi-function digital I/O supporting SPI slave communication or I²S word select timing - selectable via SCU registers. |
| P1_7 | GPIO1[0] / U1_DSR / CTOUT_13 / EMC_D0 | Combines UART modem control, SCTimer match output, and external memory data line - enables flexible peripheral co-location. |
| P1_15 | GPIO0[2] / U2_TXD / ENET_RXD0 / T0_MAT1 | Provides USART2 transmit while retaining legacy Ethernet RXD0 pin mapping - maintains board layout compatibility across LPC18xx variants. |
| P1_19 | ENET_TX_CLK / SSP1_SCK / CLKOUT / I2S0_RX_MCLK | Dedicated clock output capable of driving external PHY or audio codec master clock - eliminates need for external oscillator in USB/audio systems. |
| P2_0 | U0_TXD / USB0_PPWR / GPIO5[0] | USART0 transmit shares pin with USB VBUS drive control - simplifies power management in self-powered USB devices. |
Key Features
| Feature | Design Value |
|---|---|
| State Configurable Timer/PWM (SCT) | Hardware-state-machine-based timer enabling complex waveform generation (e.g., 3-phase motor commutation) without CPU intervention. |
| Global Input Multiplexer Array (GIMA) | Dynamic routing of 32+ event sources (GPIO, timers, ADC) to 16+ destinations - eliminates fixed signal path limitations in real-time control loops. |
| Dual 10-bit ADCs with shared channels | Simultaneous sampling across both ADCs using identical channel inputs - enables differential measurement and noise cancellation in sensor interfaces. |
| Motor Control PWM | Hardware-accelerated 3-phase center-aligned PWM with dead-time insertion - reduces firmware overhead in BLDC/PMSM motor drivers. |
| ULPI-compliant USB1 interface | Standardized 8-bit parallel interface to external USB 2.0 PHY - ensures interoperability with industry-standard transceivers (e.g., SMSC USB334x). |
Applications
| Industrial Motor Control | Smart Energy Metering |
|---|---|
Use Scenario: Closed-loop control of 3-phase BLDC motors in HVAC blowers or industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms, generation of 6-channel complementary PWM with dead-time, and ADC sampling synchronized to PWM zero-crossings. Use Value: On-chip SCTimer/PWM and motor control PWM reduce external component count and eliminate timing jitter from software-based PWM generation. | Use Scenario: High-accuracy polyphase energy meter with harmonic analysis and tamper detection. IC Role / Device Role / Timing Role: Simultaneous sampling of voltage/current transformers via dual ADCs, timestamping events using RTC alarm timer, and secure firmware updates over USB. Use Value: 104 kB SRAM accommodates FFT buffers and encryption keys; ULPI USB enables field firmware upgrades without requiring full-speed PHY redesign. |
| RFID Reader Systems | White Goods Control Unit |
Use Scenario: ISO14443-A/B and ISO15693 reader supporting multi-protocol tag interrogation and anti-collision. IC Role / Device Role / Timing Role: Precise RF carrier generation via SCTimer PWM, demodulation via GPIO capture, and protocol stack execution in SRAM with minimal flash access latency. Use Value: GIMA enables direct GPIO-to-timer event routing for sub-microsecond response to tag modulation edges - critical for 106–848 kbps data rates. | Use Scenario: Main control unit for washing machines managing water valves, drum motor, heater, and user interface. IC Role / Device Role / Timing Role: Coordinating multiple timed sequences (fill/drain/spin/heating), monitoring door lock status via GPIO interrupts, and driving display via SPIFI-connected flash. Use Value: 83 GPIOs support direct connection of solenoids, thermistors, and touch buttons; -40 °C to +105 °C rating ensures reliability in hot cabinet environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1833JBD144 | 512 kB flash (dual-bank), 136 kB SRAM, includes Ethernet MAC and USB0 on-chip PHY. | Supports networked industrial gateways and USB device-class peripherals requiring integrated PHY. | Select when Ethernet connectivity or USB device mode with internal PHY is required - not drop-in due to additional peripherals and memory map changes. |
| LPC1823JBD144 | 512 kB flash (dual-bank), 104 kB SRAM, same USB1 ULPI-only interface, no Ethernet/LCD. | Enables dual-bank firmware updates while retaining identical peripheral set and thermal rating. | Preferred for field-upgradable systems needing A/B firmware swap - pin-compatible and register-compatible with LPC1822JBD144. |
Compared with LPC1822JBD144E, LPC1823JBD144 adds dual-bank flash for safe firmware updates, while LPC1833JBD144 introduces Ethernet and USB0 PHY - increasing BOM cost and PCB complexity but enabling networked operation.
Availability
LPC1822JBD144E is available at Aetrix Electronics and suitable for industrial motor control, smart energy metering, RFID reader systems, and white goods control units requiring stable component supply across extended temperature ranges.
Supply support for LPC1822JBD144E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The LPC18xx family was engineered for high-performance, mixed-signal industrial control - emphasizing real-time determinism, peripheral flexibility (SCT/GIMA), and robust operation from -40 °C to +105 °C.
FAQ
What is the maximum operating frequency of the LPC1822JBD144E?
The LPC1822JBD144E operates at a maximum CPU frequency of 180 MHz, achieved via its on-chip PLL system. This frequency is sustained across the full -40 °C to +105 °C industrial temperature range, with voltage regulation maintained between 2.4 V and 3.6 V. The ARM Cortex-M3 core's 3-stage pipeline and Harvard bus architecture ensure consistent instruction throughput at this rate.
Does the LPC1822JBD144E include an Ethernet MAC?
No, the LPC1822JBD144E does not include an Ethernet MAC. Per Table 2 in the official NXP datasheet (Rev. 5.3), Ethernet is explicitly marked "no" for this variant. This distinguishes it from higher-tier LPC18xx parts like LPC1833JBD144. Designers requiring Ethernet must select an alternative part or add an external MAC+PHY solution.
What USB capabilities does the LPC1822JBD144E support?
The LPC1822JBD144E supports USB 2.0 Host/Device functionality exclusively through USB1, implemented via a ULPI interface requiring an external high-speed PHY. It lacks the on-chip USB0 PHY and OTG capability found in other LPC18xx variants. USB0-related pins (e.g., USB0_PPWR, USB0_INDx) are repurposed for USB1 control or general I/O.
How much SRAM and flash memory does the LPC1822JBD144E have?
The LPC1822JBD144E integrates 104 kB of on-chip SRAM and 512 kB of flash memory configured as a single bank. Unlike dual-bank variants (e.g., LPC1823JBD144), this configuration does not support atomic firmware updates. The SRAM is distributed across multiple AHB-accessible blocks, enabling concurrent DMA transfers and CPU access without contention.
Is the LPC1822JBD144E pin-compatible with other LQFP144 LPC18xx microcontrollers?
Yes, the LPC1822JBD144E shares the same LQFP144 (SOT486-1) package and pinout with other JBD144 variants including LPC1823JBD144 and LPC1833JBD144. However, unused pins (e.g., Ethernet signals) are reserved or repurposed - functional compatibility requires verifying peripheral enablement and register mapping in software, especially for USB and memory controller configurations.
LPC1822JBD144E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 144-LQFP
- Series:
- LPC18xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 180MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 83
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 16K x 8
- RAM Size:
- 104K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.2V ~ 3.6V
- Data Converters:
- A/D 8x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1822JBD144E FAQ
1.How can I place an order for LPC1822JBD144E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1822JBD144E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1822JBD144E reliable?
The price and inventory of LPC1822JBD144E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1822JBD144E is usually 5 days.
3.What payment methods are accepted for LPC1822JBD144E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1822JBD144E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1822JBD144E?
LPC1822JBD144E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1822JBD144E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1822JBD144E?
For technical support, including LPC1822JBD144E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1822JBD144E requirements.
6.How does Aetrix verify that LPC1822JBD144E is sourced from the original manufacturer or authorized distributors?
All LPC1822JBD144E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1822JBD144E meets industry standards.
7.What is the process for return or replacement of LPC1822JBD144E?
All LPC1822JBD144E units undergo pre-shipment inspection (PSI). If there is an issue with LPC1822JBD144E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1822JBD144E part is unused and in its original packaging.
Return procedure for LPC1822JBD144E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1822JBD144E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

