NXP Semiconductors LPC1823JET100E
- Part No.:
- LPC1823JET100E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-TFBGA
- Datasheet:
-
LPC1823JET100E.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 100TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:220
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1823JET100E from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller operating at up to 180 MHz, featuring 512 kB dual-bank flash (256 kB per bank), 104 kB on-chip SRAM, and no Ethernet or LCD controller. It integrates two 10-bit ADCs (4 channels total), one 10-bit DAC, USB0 Host/Device capability, and supports industrial control and e-metering applications with extended temperature range (–40 °C to +105 °C).
For engineers reviewing the LPC1823JET100E datasheet, LPC1823JET100E pinout, LPC1823JET100E application, or LPC1823JET100E equivalent, key selection criteria include its TFBGA100 package, absence of Ethernet/LCD, USB0-only interface, 4-channel ADC configuration, and motor-control PWM exclusion - critical for footprint-constrained embedded designs requiring deterministic real-time performance.
Technical Context
The LPC1823JET100E implements an ARM Cortex-M3 r2p1 core with Harvard architecture, 3-stage pipeline, and integrated Memory Protection Unit (MPU) supporting eight memory regions. Its debug infrastructure includes JTAG/SWD, serial trace, eight breakpoints, and four watchpoints, enabling robust firmware validation in safety-critical environments.
Peripherals are organized across AHB and APB buses with DMA support; the State Configurable Timer/PWM (SCTimer/PWM) subsystem provides flexible event-driven timing, while the Global Input Multiplexer Array (GIMA) enables dynamic routing of signals between GPIO, timers, ADCs, and SCTimer/PWM - essential for multi-sensor industrial I/O consolidation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 r2p1, 180 MHz max - delivers deterministic real-time execution with low-latency interrupt handling for control loops. |
| Flash Memory | 512 kB dual-bank (256 kB each) - enables secure over-the-air (OTA) firmware updates with zero-downtime bank switching. |
| SRAM | 104 kB on-chip - sufficient for RTOS stacks, communication buffers, and sensor fusion algorithms without external RAM. |
| Analog Peripherals | Two 10-bit ADCs (4 shared channels), one 10-bit DAC (400 kSamples/s) - supports precision analog monitoring and closed-loop actuator control. |
| Digital Interfaces | USB0 Host/Device (no OTG), no USB1, no Ethernet, no LCD - optimized for compact USB-connected edge nodes without network stack overhead. |
| Package | TFBGA100 (9 × 9 × 0.7 mm) - enables high-density PCB layouts in space-constrained industrial modules and metering housings. |
| Temperature Range | –40 °C to +105 °C - qualified for under-hood automotive ancillaries, industrial PLC I/O modules, and outdoor utility metering. |
Pinout & Package
Package: TFBGA100 (SOT926-1), plastic thin fine-pitch ball grid array, 100 balls, 0.5 mm pitch, body size 9 mm × 9 mm × 0.7 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0 | GPIO0[0] / SSP1_MISO / ENET_RXD1 / I2S0_TX_WS | Multi-function digital I/O; primary use as general-purpose input/output; secondary roles support SPI slave communication or audio word clock sync. |
| P1_0 | GPIO0[4] / CTIN_3 / EMC_A5 / SSP0_SSEL | Configurable I/O; supports capture timer input for encoder feedback or external memory address line in expansion systems. |
| P1_7 | GPIO1[0] / U1_DSR / CTOUT_13 / EMC_D0 | Combines UART modem control, PWM output, and external memory data line - enables mixed-signal coexistence in compact designs. |
| P1_15 | GPIO0[2] / U2_TXD / ENET_RXD0 / T0_MAT2 | UART transmit with Ethernet receive fallback; match output for timer-based pulse generation - supports dual-role signal routing in resource-limited layouts. |
| P2_0 | U0_TXD / EMC_A13 / USB0_PPWR / GPIO5[0] | Primary USART0 TX with USB power control and memory addressing - simplifies boot loader and peripheral power sequencing. |
Key Features
| Feature | Design Value |
|---|---|
| ARM Cortex-M3 MPU | Eight configurable memory regions enforce task isolation and prevent memory corruption in multi-threaded RTOS deployments. |
| SCTimer/PWM Subsystem | Event-driven state machine replaces multiple conventional timers - reduces CPU load in motor commutation or LED dimming sequences. |
| Quad SPI Flash Interface (SPIFI) | Up to 52 MB/s read throughput enables XIP (execute-in-place) from external flash - eliminates SRAM code footprint pressure. |
| GIMA Crossbar | Dynamic re-routing of 16+ peripheral events to any timer or ADC channel - eliminates fixed hardware dependencies in evolving sensor architectures. |
| USB0 with On-Chip PHY | Integrated high-speed PHY removes external transceiver - reduces BOM cost and board area for USB-connected field devices. |
Applications
| Industrial Control Node | e-Metering Endpoint |
|---|---|
Use Scenario: Compact programmable logic controller (PLC) module monitoring temperature, pressure, and flow sensors in factory automation cabinets. IC Role / Device Role / Timing Role: Real-time deterministic controller executing PID loops at 1 kHz, managing isolated I/O via GPIO and ADC/DAC, and communicating via USB to HMI. Use Value: 104 kB SRAM accommodates RTOS kernel, control tasks, and protocol stacks; TFBGA100 enables conformal coating and thermal management in sealed enclosures. | Use Scenario: Smart electricity meter with tamper detection, energy accumulation, and USB-based firmware update capability. IC Role / Device Role / Timing Role: Primary metering SoC performing ADC sampling, kWh calculation, secure storage in EEPROM, and USB host-mode firmware loading. Use Value: Dual-bank flash allows validated firmware rollback; 10-bit ADC/DAC supports precise current/voltage measurement and anti-tamper analog signature generation. |
| RFID Reader Controller | White Goods UI Module |
Use Scenario: Handheld UHF RFID reader with battery operation, antenna tuning control, and USB-C connectivity for data export. IC Role / Device Role / Timing Role: System controller managing RFID IC communication (SPI/I2C), antenna driver PWM, battery gauge ADC, and USB mass storage emulation. Use Value: Low-power sleep modes extend battery life; USB0 device mode enables plug-and-play data transfer without host drivers. | Use Scenario: Appliance control panel (oven, washing machine) with touch interface, display backlight control, and motor status feedback. IC Role / Device Role / Timing Role: User interface processor handling capacitive touch sensing, PWM-controlled LED backlight, buzzer tone generation, and appliance sensor polling. Use Value: SCTimer/PWM generates precise audio tones and dimming waveforms; GPIO flexibility supports evolving HMI requirements without PCB redesign. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1833JET100 | Same TFBGA100 package, 512 kB flash, 136 kB SRAM, includes Ethernet MAC and USB1 interface. | Supports networked metering and remote diagnostics via Ethernet; requires additional magnetics and PHY layout. | Select when wired connectivity and higher SRAM headroom justify added complexity and cost. |
| LPC1822JET100 | Same TFBGA100 package, 512 kB flash (single-bank), 104 kB SRAM, no USB1, no Ethernet, no LCD, no QEI. | Reduced peripheral set targets ultra-low-cost sensor nodes where USB host functionality is unnecessary. | Choose for cost-sensitive, USB-device-only applications with minimal peripheral requirements. |
Compared with LPC1833JET100, LPC1823JET100E trades Ethernet and extra SRAM for lower system cost and simpler layout; versus LPC1822JET100, it adds USB0 host capability and retains motor-control PWM support - making it optimal for USB-connected industrial peripherals requiring field-upgradable firmware.
Availability
LPC1823JET100E is available at Aetrix Electronics and suitable for industrial control nodes, e-metering endpoints, RFID reader controllers, and white goods UI modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LPC1823JET100E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and edge processing.
The LPC18xx product line was designed for high-performance embedded applications demanding real-time determinism, rich analog/digital peripheral integration, and robust security features - targeting industrial automation, smart metering, and human-machine interface systems.
FAQ
What is the maximum operating frequency of the LPC1823JET100E?
The LPC1823JET100E operates at a maximum CPU frequency of 180 MHz, enabled by its ARM Cortex-M3 core with integrated prefetch unit and speculative branching. This clock speed is fully supported across the full –40 °C to +105 °C temperature range specified for the LPC1823JET100E, ensuring consistent real-time performance in harsh environments.
Does the LPC1823JET100E include Ethernet or LCD controller functionality?
No, the LPC1823JET100E does not include Ethernet MAC or LCD controller peripherals. This is confirmed in Table 2 of the official datasheet, which explicitly lists "no" for both Ethernet and LCD columns for the LPC1823JET100E variant. These features are present in higher-tier variants like LPC185x but omitted in the LPC182x series to reduce cost and silicon area.
How much SRAM and flash memory does the LPC1823JET100E provide?
The LPC1823JET100E integrates 104 kB of on-chip SRAM and 512 kB of dual-bank flash memory (256 kB per bank). This configuration supports concurrent firmware execution and safe over-the-air updates without requiring external memory, distinguishing it from the 136 kB SRAM found in LPC183x/5x variants.
What USB interfaces are supported by the LPC1823JET100E?
The LPC1823JET100E supports only USB0, configured as Host/Device (no OTG) with an integrated high-speed PHY. USB1 is not implemented - confirmed in Table 2 of the datasheet, which shows "yes/no" for USB1 interface capability. This makes LPC1823JET100E suitable for USB-peripheral or USB-host applications but not dual-USB systems.
What is the package type and pin count of the LPC1823JET100E?
The LPC1823JET100E uses a TFBGA100 package (SOT926-1): a 100-ball thin fine-pitch ball grid array with 0.5 mm pitch, 9 mm × 9 mm body size, and 0.7 mm height. This compact, thermally efficient package is ideal for space-constrained industrial and metering applications where PCB area is at a premium.
LPC1823JET100E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-TFBGA
- Series:
- LPC18xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 180MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, WDT
- Number of I/O:
- 49
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 16K x 8
- RAM Size:
- 104K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.2V ~ 3.6V
- Data Converters:
- A/D 4x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1823JET100E FAQ
1.How can I place an order for LPC1823JET100E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1823JET100E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1823JET100E reliable?
The price and inventory of LPC1823JET100E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1823JET100E is usually 5 days.
3.What payment methods are accepted for LPC1823JET100E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1823JET100E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1823JET100E?
LPC1823JET100E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1823JET100E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1823JET100E?
For technical support, including LPC1823JET100E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1823JET100E requirements.
6.How does Aetrix verify that LPC1823JET100E is sourced from the original manufacturer or authorized distributors?
All LPC1823JET100E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1823JET100E meets industry standards.
7.What is the process for return or replacement of LPC1823JET100E?
All LPC1823JET100E units undergo pre-shipment inspection (PSI). If there is an issue with LPC1823JET100E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1823JET100E part is unused and in its original packaging.
Return procedure for LPC1823JET100E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1823JET100E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

