NXP Semiconductors LPC1825JET100E
- Part No.:
- LPC1825JET100E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-TFBGA
- Datasheet:
-
LPC1825JET100E.pdf
- Description:
- IC MCU 32BIT 768KB FLSH 100TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,297
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1825JET100E from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller targeting industrial embedded systems, operating at up to 180 MHz with 768 kB flash (384 kB per bank), 136 kB SRAM, and no Ethernet or LCD controller. It integrates dual 10-bit ADCs (400 kSamples/s), a 10-bit DAC, USB 2.0 Host/Device interface (USB0), and supports TFBGA100 packaging for space-constrained designs.
For engineers reviewing the LPC1825JET100E datasheet, LPC1825JET100E pinout, LPC1825JET100E application, or LPC1825JET100E equivalent, key selection criteria include its -40 °C to +105 °C temperature grade, absence of Ethernet/LCD peripherals, 49 GPIO pins, TFBGA100 footprint, and compatibility with NXP's LPCOpen software ecosystem.
Technical Context
The LPC1825JET100E implements an ARM Cortex-M3 r2p1 core with Harvard architecture, 3-stage pipeline, and integrated MPU/NVIC for deterministic real-time control. It uses separate AHB buses for instruction, data, and peripherals, and includes a prefetch unit with speculative branching to sustain high CPU throughput.
Its peripheral set centers on connectivity and signal conditioning: USB0 with on-chip high-speed PHY, two SSP controllers with DMA, four UART/USART interfaces (including IrDA and ISO7816 smart card support), C_CAN 2.0B, I²S, and a flexible State Configurable Timer/PWM subsystem. The absence of Ethernet and LCD blocks distinguishes it from higher-tier LPC18xx variants.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 r2p1, 180 MHz max - enables deterministic real-time execution with low-latency interrupt response. |
| Flash Memory | 768 kB (dual-bank: 384 kB each) - supports secure firmware updates via bank switching without runtime interruption. |
| SRAM | 136 kB on-chip - sufficient for complex protocol stacks, audio buffers, or real-time control algorithms. |
| Analog Peripherals | Dual 10-bit ADCs (400 kSamples/s, 4 channels total); one 10-bit DAC (400 kSamples/s) - suitable for sensor interfacing and analog output control. |
| USB Interface | USB0: High-speed 2.0 Host/Device/OTG with integrated PHY - eliminates need for external transceiver in USB-connected applications. |
| Package & Temp | TFBGA100 (9 × 9 × 0.7 mm); industrial grade (-40 °C to +105 °C) - enables compact, thermally robust PCB layouts. |
| GPIO Count | 49 configurable digital I/O pins - provides ample signal routing for industrial I/O expansion or HMI interface. |
Pinout & Package
Package: TFBGA100 (SOT926-1), plastic thin fine-pitch ball grid array, 100 balls, 9 mm × 9 mm × 0.7 mm body.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDA | Analog power supply | 3.3 V ±10 % input for ADC/DAC reference; requires local decoupling for noise-sensitive analog operation. |
| VSSA | Analog ground | Dedicated analog return path to minimize coupling noise into precision converters. |
| P0_0 | Multiplexed I/O | Configurable as GPIO0[0], SSP1_MISO, or I2S0_TX_WS - enables flexible peripheral sharing on shared signal lines. |
| P1_15 | Peripheral function | ENET_RXD0 input (not used in LPC1825JET100E) - pin remains available as GPIO0[2] due to missing Ethernet block. |
| CLKOUT | Clock output | Programmable clock source derived from internal PLLs - useful for synchronizing external logic or sensors. |
Key Features
| Feature | Design Value |
|---|---|
| State Configurable Timer/PWM (SCTimer) | Hardware-based event-driven timer subsystem enabling complex PWM waveforms and input capture without CPU overhead. |
| Global Input Multiplexer Array (GIMA) | Dynamic crossbar routing of signals between timers, ADCs, and SCTimer - simplifies timing-critical signal chaining in motor or power control. |
| Quad SPI Flash Interface (SPIFI) | Direct execute-in-place (XIP) capability from external serial flash at up to 52 MB/s - reduces BOM cost vs. parallel NOR flash. |
| USB0 with integrated HS PHY | Full USB 2.0 high-speed (480 Mbps) Host/Device/OTG operation without external PHY - lowers system component count and layout complexity. |
| Boot ROM with ISP support | 64 kB ROM containing USB/UART ISP firmware and drivers - enables field firmware updates without external programmer. |
Applications
| Industrial PLC I/O Module | Smart Energy Metering |
|---|---|
Use Scenario: Compact DIN-rail mounted module acquiring analog sensor inputs (voltage, current) and controlling relays/SSRs via isolated digital outputs. IC Role / Device Role / Timing Role: Main controller executing real-time sampling, calibration, communication (RS-485/CAN), and secure firmware updates. Use Value: Dual 10-bit ADCs with 400 kSamples/s and 49 GPIOs enable simultaneous multi-channel acquisition and discrete I/O management within tight thermal constraints. | Use Scenario: ANSI C12.22-compliant electricity meter with tamper detection, pulse output, and HAN communication via USB or RS-485. IC Role / Device Role / Timing Role: System-on-chip managing metrology calculations, secure data logging, time-stamped event recording, and USB host for field configuration. Use Value: Integrated RTC with battery-backed registers, alarm timer, and event recorder provide accurate time stamping and non-volatile event history without external components. |
| White Goods Motor Control | RFID Reader Controller |
Use Scenario: Inverter-driven BLDC motor control in washing machines or HVAC compressors, requiring precise PWM generation and current sensing. IC Role / Device Role / Timing Role: Real-time motor commutation engine using SCTimer/PWM and ADC-triggered sampling synchronized to switching cycles. Use Value: SCTimer hardware state machine generates phase-shifted PWM outputs with sub-microsecond timing resolution, reducing CPU load during high-frequency switching. | Use Scenario: UHF RFID reader supporting ISO/IEC 18000-6C protocol, with antenna tuning, tag inventory, and USB host connection to PC or gateway. IC Role / Device Role / Timing Role: Protocol processor handling baseband modulation/demodulation, anti-collision algorithms, and USB mass storage emulation for firmware updates. Use Value: USB0 high-speed host interface enables direct connection to Windows/Linux hosts for configuration and log retrieval without additional bridge ICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1833JET100 | Same package and temp grade; 512 kB flash (256 kB per bank), 136 kB SRAM, includes USB0 but no Ethernet/LCD - matches LPC1825JET100E's peripheral subset. | Identical use cases where full 768 kB flash is unnecessary; lower code density requirement. | Select when firmware size is ≤512 kB and cost optimization is prioritized over flash headroom. |
| LPC4322JET100 | Dual-core (Cortex-M4F + M0), same TFBGA100 package, 264 kB flash, 136 kB SRAM, no Ethernet/LCD - adds floating-point and DSP capability. | Suitable for applications needing FFT-based signal analysis or advanced motor control algorithms not feasible on M3 alone. | Choose when computational workload exceeds Cortex-M3 capabilities but footprint and thermal envelope must remain identical. |
Compared with LPC1833JET100, the LPC1825JET100 offers 256 kB more flash for larger firmware or dual-bank OTA updates; versus LPC4322JET100, it trades M4F compute for proven M3 determinism and lower power in fixed-function control tasks.
Availability
LPC1825JET100E is available at Aetrix Electronics and suitable for industrial PLC modules, smart energy meters, white goods motor drives, and RFID reader controllers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LPC1825JET100E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and edge processing.
The LPC18xx family was designed for high-performance, feature-rich industrial embedded applications demanding real-time responsiveness, rich peripheral integration, and long-term availability - with the LPC1825JET100E optimized for cost-sensitive, space-constrained designs lacking Ethernet/LCD requirements.
FAQ
What is the maximum operating frequency of the LPC1825JET100E?
The LPC1825JET100E operates at a maximum CPU frequency of 180 MHz, achieved via internal PLLs that allow full-speed execution without requiring a high-frequency crystal oscillator. This frequency is sustained across its full industrial temperature range (-40 °C to +105 °C), and the ARM Cortex-M3 core's 3-stage pipeline and prefetch unit ensure consistent performance under real-time workloads. The LPC1825JET100E maintains this rating without derating in standard PCB thermal environments.
Does the LPC1825JET100E include an Ethernet MAC?
No, the LPC1825JET100E does not include an Ethernet MAC. Per Table 2 in the official NXP datasheet, Ethernet is explicitly marked "no" for this variant. This distinguishes it from LPC185x/3x parts and aligns with its positioning as a cost-optimized, space-efficient MCU for applications where wired Ethernet connectivity is unnecessary. All other communication interfaces - including USB0, multiple UARTs, SSP, I²C, and CAN - remain fully functional in the LPC1825JET100E.
How many ADC channels does the LPC1825JET100E support?
The LPC1825JET100E integrates two independent 10-bit ADCs (ADC0 and ADC1), sharing a total of four analog input channels - as confirmed in Table 2 of the NXP datasheet. Each channel is accessible via dedicated or multiplexed pins, and both ADCs support simultaneous sampling at up to 400 kSamples/s. This configuration is sufficient for multi-sensor monitoring in industrial or metering applications, though fewer than the eight-channel capability found in higher-tier LPC18xx variants.
What is the purpose of the SCTimer/PWM subsystem in the LPC1825JET100E?
The State Configurable Timer/PWM (SCTimer/PWM) in the LPC1825JET100E is a programmable, event-driven peripheral that offloads complex timing and waveform generation from the CPU. It supports hardware-based PWM output with dead-time insertion, input capture with timestamping, and configurable state transitions triggered by external events or timer matches - enabling precise motor control, power conversion, or signal generation without continuous CPU intervention. Its design directly enhances real-time determinism in the LPC1825JET100E.
Is the LPC1825JET100E pin-compatible with other TFBGA100 LPC18xx variants?
Yes, the LPC1825JET100E shares the identical TFBGA100 (SOT926-1) mechanical footprint and pin assignment with other JET100-suffixed LPC18xx parts such as LPC1833JET100 and LPC1837JET100. However, functional pin compatibility is limited to shared peripherals: USB0, UARTs, SSP, I²C, and GPIO remain consistent, while pins assigned to absent blocks (e.g., Ethernet, LCD) are repurposed as GPIO or reserved. Board-level reuse is feasible only when the design does not rely on excluded peripherals.
LPC1825JET100E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-TFBGA
- Series:
- LPC18xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 180MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, WDT
- Number of I/O:
- 49
- Program Memory Size:
- 768KB (768K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 16K x 8
- RAM Size:
- 136K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.2V ~ 3.6V
- Data Converters:
- A/D 4x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1825JET100E FAQ
1.How can I place an order for LPC1825JET100E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1825JET100E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1825JET100E reliable?
The price and inventory of LPC1825JET100E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1825JET100E is usually 5 days.
3.What payment methods are accepted for LPC1825JET100E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1825JET100E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1825JET100E?
LPC1825JET100E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1825JET100E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1825JET100E?
For technical support, including LPC1825JET100E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1825JET100E requirements.
6.How does Aetrix verify that LPC1825JET100E is sourced from the original manufacturer or authorized distributors?
All LPC1825JET100E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1825JET100E meets industry standards.
7.What is the process for return or replacement of LPC1825JET100E?
All LPC1825JET100E units undergo pre-shipment inspection (PSI). If there is an issue with LPC1825JET100E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1825JET100E part is unused and in its original packaging.
Return procedure for LPC1825JET100E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1825JET100E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

