NXP Semiconductors LPC1833JBD144E
- Part No.:
- LPC1833JBD144E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
LPC1833JBD144E.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:239
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1833JBD144E from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller operating at up to 180 MHz, featuring 512 kB flash (256 kB per bank), 136 kB SRAM, dual 10-bit ADCs (400 kSamples/s), two High-speed USB interfaces (USB0 with on-chip HS PHY, USB1 with ULPI), and Ethernet MAC with IEEE 1588 support. It targets industrial control systems requiring real-time connectivity, secure firmware execution, and multi-protocol peripheral integration.
For engineers reviewing the LPC1833JBD144E datasheet, LPC1833JBD144E pinout, LPC1833JBD144E application, or LPC1833JBD144E equivalent, key selection criteria include its LQFP144 package with 83 GPIOs, absence of LCD controller and motor control PWM, support for external SDRAM via EMC, and -40 °C to +105 °C extended temperature operation.
Technical Context
The LPC1833JBD144E implements an ARM Cortex-M3 r2p1 core with Harvard architecture, 3-stage pipeline, and integrated MPU/NVIC for deterministic real-time execution. Its clock system includes three PLLs - one for CPU up to 180 MHz, one for USB high-speed operation, and one configurable as audio PLL - all fed by a 1–25 MHz crystal or 12 MHz ±3% internal RC oscillator.
Digital subsystems include a State Configurable Timer/PWM (SCTimer/PWM) with flexible event-driven state machines, Global Input Multiplexer Array (GIMA) for cross-peripheral signal routing, and an External Memory Controller supporting SRAM, NOR flash, and SDRAM. Analog resources comprise two independent 10-bit ADCs sharing eight input channels and a 10-bit DAC with DMA support.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 r2p1, 180 MHz max - enables deterministic real-time task scheduling with low-latency interrupt handling. |
| Memory | 512 kB dual-bank flash (256 kB each), 136 kB SRAM, 16 kB EEPROM - supports secure firmware updates and data logging without external storage. |
| Analog Peripherals | Dual 10-bit ADCs (400 kSamples/s, 8 shared channels), 10-bit DAC - suitable for sensor acquisition and analog output in industrial I/O modules. |
| Connectivity | Ethernet MAC (10/100T, RMII/MII, IEEE 1588 v2), USB0 (HS Host/Device/OTG w/ on-chip PHY), USB1 (HS Host/Device w/ ULPI) - enables time-synchronized networked control and dual-role USB device management. |
| Digital Interfaces | Quad SPI Flash Interface (SPIFI, up to 52 MB/s), two SSPs, four UARTs/USARTs (one with IrDA, one with modem), two C_CAN 2.0B controllers - provides robust fieldbus and serial communication for factory automation. |
| Package & Temp | LQFP144 (20 × 20 × 1.4 mm), -40 °C to +105 °C - suited for harsh industrial environments with standard PCB assembly compatibility. |
Pinout & Package
Package: Plastic low-profile quad flat package, 144 leads, body size 20 mm × 20 mm × 1.4 mm (SOT486-1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0 | GPIO0[0] / SSP1_MISO / ENET_RXD1 / I2S0_TX_WS | Multi-function digital I/O supporting Ethernet receive, SPI slave interface, and I2S word select - enables flexible peripheral coexistence on shared pins. |
| P1_15 | GPIO0[2] / U2_TXD / ENET_RXD0 / T0_MAT1 / EMC_D8 | Combines UART2 transmit, Ethernet receive, timer match output, and external memory data - critical for compact industrial gateway designs with mixed protocol traffic. |
| P1_19 | ENET_TX_CLK / SSP1_SCK / CLKOUT / I2S0_RX_MCLK / I2S1_TX_SCK | Shared clock domain for Ethernet, SPI, I2S, and system clock output - simplifies timing synchronization across multiple high-speed peripherals. |
| P2_0 | U0_TXD / EMC_A13 / USB0_PPWR / GPIO5[0] / ENET_MDC | Integrates UART boot interface, external memory addressing, USB power control, and Ethernet MIIM clock - reduces external logic in USB/Ethernet-enabled edge nodes. |
| VDDA / VSSA | Analog power supply / ground | Dedicated 3.3 V analog domain with separate filtering - ensures stable ADC/DAC reference performance amid digital switching noise. |
Key Features
| Feature | Design Value |
|---|---|
| State Configurable Timer/PWM (SCT) | Event-driven state machine with programmable match/capture actions - replaces multiple discrete timers for complex waveform generation in motor control or lighting systems. |
| Global Input Multiplexer Array (GIMA) | Dynamic routing of signals between GPIO, timers, ADCs, and SCT - eliminates fixed hardware dependencies and enables runtime reconfiguration of signal paths. |
| External Memory Controller (EMC) | Supports SDRAM, SRAM, NOR flash with configurable timing - allows expansion beyond on-chip memory for HMI buffers, firmware staging, or protocol stack heaps. |
| Dual 10-bit ADCs with shared inputs | Two independent converters sampling same 8-channel analog front-end - enables simultaneous acquisition and redundancy checking in safety-critical monitoring applications. |
| IEEE 1588-2008 v2 Time Stamping | Hardware-accelerated timestamping in Ethernet MAC - delivers sub-microsecond synchronization accuracy for distributed control networks without software overhead. |
Applications
| Industrial PLC I/O Module | Smart Energy Gateway |
|---|---|
|
Use Scenario: Modular remote I/O unit collecting analog sensor data, executing local logic, and forwarding to central SCADA over Ethernet. IC Role / Device Role / Timing Role: Main controller managing ADC sampling, GPIO-based digital I/O, Ethernet packet processing, and USB-based configuration. Use Value: Dual ADCs enable concurrent temperature/pressure acquisition; IEEE 1588 support ensures synchronized sampling across distributed modules. |
Use Scenario: M-Bus and DLMS-compliant energy meter concentrator aggregating data from smart meters via RS-485 and transmitting via Ethernet/WAN. IC Role / Device Role / Timing Role: Protocol gateway bridging serial utility protocols to IP networks using UARTs, Ethernet MAC, and secure flash-based firmware updates. Use Value: Quad SPI Flash Interface accelerates firmware validation; dual USB interfaces allow field technician access while maintaining network uptime. |
| RFID Reader Controller | White Goods Motor Control Hub |
|
Use Scenario: UHF RFID reader performing tag interrogation, anti-collision, and encrypted data exchange in logistics terminals. IC Role / Device Role / Timing Role: Real-time host processor interfacing with RFID transceiver ICs via SPI/SSP, managing encryption, and driving display/audio feedback. Use Value: SCTimer/PWM generates precise RF carrier timing; 136 kB SRAM buffers tag response streams before Ethernet upload. |
Use Scenario: Washing machine main board controlling BLDC motor, water valves, temperature sensors, and user interface. IC Role / Device Role / Timing Role: System-on-chip managing motor commutation (via GPIO-timed outputs), ADC-based thermistor readings, and USB diagnostics. Use Value: 83 GPIOs support direct valve/LED control; 10-bit DAC drives analog front-end for current sensing; extended temp rating ensures reliability in hot cabinet environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1853JBD144 | 1 MB flash (512 kB per bank), includes LCD controller and motor control PWM - no functional difference in USB/Ethernet/ADC subsystems. | Targeted at HMI-integrated devices (e.g., panel PCs); unsuitable where LCD/motor PWM are unused and BOM cost must be minimized. | Select LPC1833JBD144 when LCD and motor PWM are unnecessary - saves flash cost and avoids unused silicon features. |
| LPC4357JBD208 | Dual-core (Cortex-M4F + Cortex-M0), 264 kB SRAM, no Ethernet MAC, adds floating-point unit and enhanced DSP instructions - different package (LQFP208). | Better suited for computationally intensive signal processing (e.g., FFT-based power quality analysis), but lacks native Ethernet for direct grid communication. | Choose LPC1833JBD144 for Ethernet-dependent industrial gateways; LPC4357 requires external PHY and additional glue logic for equivalent network capability. |
Compared with LPC1853JBD144, the LPC1833JBD144 reduces flash capacity and removes LCD/motor PWM to lower cost for headless industrial nodes; versus LPC4357JBD208, it trades FPU/DSP capability for integrated Ethernet and simpler dual-core software development.
Availability
LPC1833JBD144E is available at Aetrix Electronics and suitable for industrial PLCs, smart energy gateways, RFID readers, and white goods motor control hubs requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LPC1833JBD144E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and trusted execution environments.
The LPC18xx family was designed for high-performance industrial control applications demanding real-time responsiveness, multi-protocol connectivity, and robust security - positioning LPC1833JBD144E as a cost-optimized variant for Ethernet/USB-enabled edge nodes without display or motor drive requirements.
FAQ
What is the maximum operating frequency and core architecture of the LPC1833JBD144E?
The LPC1833JBD144E features an ARM Cortex-M3 r2p1 core with a maximum CPU frequency of 180 MHz. It uses a Harvard architecture with separate instruction and data buses, a 3-stage pipeline, and an internal prefetch unit supporting speculative branching. This architecture delivers deterministic real-time performance essential for industrial control loops and time-critical communications stacks in the LPC1833JBD144E.
Does the LPC1833JBD144E include Ethernet and USB interfaces, and what are their capabilities?
Yes, the LPC1833JBD144E integrates a 10/100T Ethernet MAC with RMII/MII support and IEEE 1588-2008 v2 hardware timestamping, plus two High-speed USB 2.0 interfaces: USB0 supports Host/Device/OTG with an on-chip high-speed PHY, while USB1 supports Host/Device with ULPI interface to an external PHY. These capabilities make the LPC1833JBD144E suitable for networked industrial gateways and dual-role USB peripherals.
How much memory does the LPC1833JBD144E provide, and how is it organized?
The LPC1833JBD144E includes 512 kB of on-chip flash memory organized in two 256 kB banks for safe firmware updates, 136 kB of SRAM distributed across multiple AHB-accessible blocks, 16 kB of EEPROM for non-volatile parameter storage, and 64 kB of ROM containing boot code and USB/flash drivers. This memory architecture supports robust field upgrades and real-time data buffering in the LPC1833JBD144E.
What analog peripherals are integrated into the LPC1833JBD144E?
The LPC1833JBD144E integrates two independent 10-bit ADCs capable of 400 kSamples/s with eight shared analog input channels, and one 10-bit DAC with DMA support and 400 kSamples/s conversion rate. These peripherals are powered by a dedicated analog supply domain (VDDA/VSSA) to ensure precision in sensor measurement and analog output applications within the LPC1833JBD144E.
Is the LPC1833JBD144E qualified for extended temperature operation, and what package does it use?
Yes, the LPC1833JBD144E is rated for operation from -40 °C to +105 °C and is supplied in an LQFP144 package (20 mm × 20 mm × 1.4 mm, SOT486-1). This package provides 144 leads with standard pitch for reliable reflow soldering and mechanical stability in industrial environments - a key specification confirmed for the LPC1833JBD144E in NXP's official ordering information.
LPC1833JBD144E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 144-LQFP
- Series:
- LPC18xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 180MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 83
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 16K x 8
- RAM Size:
- 136K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.2V ~ 3.6V
- Data Converters:
- A/D 8x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1833JBD144E FAQ
1.How can I place an order for LPC1833JBD144E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1833JBD144E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1833JBD144E reliable?
The price and inventory of LPC1833JBD144E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1833JBD144E is usually 5 days.
3.What payment methods are accepted for LPC1833JBD144E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1833JBD144E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1833JBD144E?
LPC1833JBD144E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1833JBD144E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1833JBD144E?
For technical support, including LPC1833JBD144E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1833JBD144E requirements.
6.How does Aetrix verify that LPC1833JBD144E is sourced from the original manufacturer or authorized distributors?
All LPC1833JBD144E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1833JBD144E meets industry standards.
7.What is the process for return or replacement of LPC1833JBD144E?
All LPC1833JBD144E units undergo pre-shipment inspection (PSI). If there is an issue with LPC1833JBD144E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1833JBD144E part is unused and in its original packaging.
Return procedure for LPC1833JBD144E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1833JBD144E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

