NXP Semiconductors LPC1833JET100E
- Part No.:
- LPC1833JET100E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-TFBGA
- Datasheet:
-
LPC1833JET100E.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 100TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,855
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1833JET100E from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller designed for industrial and connected embedded systems. It operates at up to 180 MHz, integrates 512 kB flash (256 kB per bank), 136 kB SRAM, dual 10-bit ADCs (400 kSamples/s), Ethernet MAC with IEEE 1588 support, and two High-speed USB interfaces - one with on-chip HS PHY (USB0), one with ULPI interface (USB1). It targets resource-constrained, real-time control applications requiring deterministic timing and peripheral integration.
For engineers reviewing the LPC1833JET100E datasheet, LPC1833JET100E pinout, LPC1833JET100E application, or LPC1833JET100E equivalent, key selection considerations include its TFBGA100 package (9 × 9 mm), -40 °C to +105 °C temperature grade, absence of LCD controller and motor control PWM, and verified support for RMII Ethernet, SPIFI, SCTimer/PWM, and C_CAN 2.0B - critical for industrial gateways and metering designs.
Technical Context
The LPC1833JET100E implements an ARM Cortex-M3 r2p1 core with Harvard architecture, 3-stage pipeline, and integrated MPU/NVIC. Its clock system uses three PLLs: one for CPU up to 180 MHz, one dedicated to USB0, and one configurable as audio PLL - enabling independent domain scaling without high-frequency crystals.
Digital subsystems include a State-Configurable Timer/PWM (SCTimer/PWM) with event-driven state machines, Global Input Multiplexer Array (GIMA) for flexible peripheral signal routing, and an External Memory Controller (EMC) supporting SDRAM, NOR flash, and SRAM - all accessible via AHB multilayer matrix for concurrent DMA and CPU access.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 r2p1, 180 MHz max - delivers deterministic real-time execution with low-latency interrupt handling (NVIC) and memory protection (MPU). |
| Memory | 512 kB flash (dual-bank), 136 kB SRAM, 16 kB EEPROM - enables secure firmware updates, data logging, and bootloader isolation. |
| Connectivity | 10/100T Ethernet MAC (RMII/MII, IEEE 1588 v2), USB0 (HS Host/Device/OTG w/ on-chip PHY), USB1 (HS Host/Device w/ ULPI) - supports time-synchronized industrial networking and dual-role USB device management. |
| Analog I/O | Dual 10-bit ADCs, 8 channels total, 400 kSamples/s - allows simultaneous sampling of sensor inputs (e.g., current/voltage in e-metering) with DMA offload. |
| Digital Peripherals | SCTimer/PWM subsystem, GIMA, C_CAN 2.0B (1 channel), Quad SPI Flash Interface (SPIFI, 52 MB/s), 4x UART/USART, 2x SSP, 2x I2S - provides flexible signal generation, protocol bridging, and audio/data streaming. |
| Package & Temp | TFBGA100 (9 × 9 × 0.7 mm), -40 °C to +105 °C - suitable for compact, thermally demanding industrial PCB layouts with high I/O density. |
Pinout & Package
Package: TFBGA100 (SOT926-1), plastic thin fine-pitch ball grid array, 100 balls, 0.8 mm pitch, body size 9 mm × 9 mm × 0.7 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0 | I/O (GPIO0[0], SSP1_MISO, ENET_RXD1) | Multi-function pin supporting Ethernet receive data lane 1 (RMII/MII), SPI slave input, or general-purpose I/O - requires SCU configuration for mode selection. |
| P1_15 | I/O (GPIO0[2], ENET_RXD0, T0_MAT1) | Primary Ethernet RXD0 input in RMII mode; also serves as timer match output or GPIO - critical for minimal-pin-count Ethernet PHY interfacing. |
| P1_19 | I/O (SSP1_SCK, CLKOUT, I2S1_TX_SCK) | Configurable clock source: serial clock for SSP1, programmable system clock output, or I2S transmit bit clock - enables synchronized peripheral timing without external oscillators. |
| P2_0 | O (U0_TXD, USB0_PPWR) | USART0 transmit output during boot/ISP; active-HIGH VBUS drive control for USB0 power switch - polarity inverted vs. legacy LPC parts, requiring explicit pull-down at reset. |
| P2_1 | I (U0_RXD, USB0_PWR_FAULT) | USART0 receive input and overcurrent fault detection input for USB0 port - enables firmware-based USB power fault recovery without external supervisor ICs. |
Key Features
| Feature | Design Value |
|---|---|
| State-Configurable Timer/PWM (SCT) | Event-driven state machine with 16 states and 16 outputs - replaces multiple conventional timers for complex waveform generation (e.g., multi-phase motor commutation or LED dimming sequences) using single hardware block. |
| Global Input Multiplexer Array (GIMA) | Hardware crossbar routing between 32+ peripherals and 16 event sources - eliminates software polling and enables autonomous peripheral chaining (e.g., ADC trigger → SCT capture → GPIO toggle) with sub-microsecond latency. |
| IEEE 1588-2008 v2 Ethernet MAC | Hardware timestamping for PTP frames at packet ingress/egress - achieves sub-100 ns time synchronization accuracy in industrial automation networks without CPU overhead. |
| Dual-Bank Flash with SWAP | Independent 256 kB banks enable atomic firmware updates: execute from Bank A while programming Bank B, then remap vector table - ensures zero-downtime field upgrades in safety-critical systems. |
| Quad SPI Flash Interface (SPIFI) | Direct execute-in-place (XIP) from external serial flash at up to 52 MB/s - eliminates need for large internal flash or parallel NOR, reducing BOM cost and PCB area in code-intensive applications. |
Applications
| Industrial Gateway | e-Metering |
|---|---|
Use Scenario: Edge node aggregating Modbus RTU, CAN, and analog sensor data for cloud telemetry in factory automation. IC Role / Device Role / Timing Role: Central MCU managing protocol translation, secure OTA updates, and IEEE 1588-synchronized data logging. Use Value: Dual-bank flash enables fail-safe firmware updates; SCTimer/PWM generates precise pulse outputs for energy pulse counting; Ethernet MAC handles time-stamped meter readings. | Use Scenario: Smart electricity meter with tariff switching, tamper detection, and HAN communication via PLC or RF. IC Role / Device Role / Timing Role: Main controller executing metrology algorithms, managing secure crypto operations, and driving LCD/LED indicators. Use Value: Dual 10-bit ADCs sample voltage/current simultaneously at 400 kSamples/s; RTC with battery backup maintains accurate billing time; C_CAN supports utility-side diagnostics. |
| RFID Reader Controller | White Goods Control Unit |
Use Scenario: UHF RFID reader performing tag inventory, anti-collision, and secure authentication in logistics portals. IC Role / Device Role / Timing Role: Host processor interfacing with RFID transceiver ICs via SPI/UART, managing antenna switching and cryptographic keys. Use Value: SPIFI executes firmware directly from external flash for rapid feature updates; USB0 OTG supports field service via USB stick; 164 GPIOs (in larger packages) are reduced to 49 in TFBGA100 but retain sufficient I/O for reader control logic. | Use Scenario: Washing machine main control board managing motor drives, water valves, temperature sensing, and user interface. IC Role / Device Role / Timing Role: Real-time motion controller coordinating motor PWM, ADC-based current sensing, and thermal monitoring. Use Value: SCTimer/PWM generates synchronized 3-phase gate signals; quadrature encoder interface (QEI) reads motor position; 10-bit DAC drives analog front-end biasing for precision temperature measurement. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1853JET100 | Same package and temp grade, but includes LCD controller and motor control PWM - adds 200+ kB logic gates and associated power/IO overhead. | Required for TFT display interfaces or 3-phase BLDC motor control; unnecessary for headless industrial nodes. | Select LPC1853JET100 only if LCD or motor PWM functionality is needed - otherwise LPC1833JET100 offers lower cost and identical core/peripheral set for connectivity-focused designs. |
| LPC4357JET256 | Dual-core (Cortex-M4F + M0), 264 kB SRAM, no Ethernet MAC, LBGA256 package - higher compute density but incompatible pinout and missing IEEE 1588 hardware. | Preferred for DSP-heavy tasks (e.g., motor FOC, audio processing); unsuitable as drop-in replacement due to package and peripheral mismatch. | Choose LPC4357JET256 when floating-point math or dual-core task partitioning is required - not for Ethernet-centric applications where LPC1833JET100's integrated MAC and TFBGA100 footprint provide optimal fit. |
Compared with LPC1853JET100, LPC1833JET100 removes LCD/motor PWM logic to reduce cost and power in headless applications; compared with LPC4357JET256, it retains Ethernet MAC and smaller TFBGA100 packaging but lacks dual-core and FPU - making it the optimal choice for deterministic, space-constrained industrial networking.
Availability
LPC1833JET100E is available at Aetrix Electronics and suitable for industrial gateways, e-metering systems, and RFID reader controllers requiring stable component supply, extended temperature operation (-40 °C to +105 °C), and long-term lifecycle assurance.
Supply support for LPC1833JET100E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and edge processing.
The LPC18xx product line was engineered for high-integration industrial control applications demanding real-time determinism, rich connectivity (Ethernet/USB/CAN), and robust security - positioning LPC1833JET100E as a targeted solution for compact, thermally demanding embedded nodes.
FAQ
What is the maximum operating frequency of the LPC1833JET100E?
The LPC1833JET100E operates at a maximum CPU frequency of 180 MHz, achieved via its on-chip PLL system. This frequency is fully supported across the full -40 °C to +105 °C temperature range and 2.4 V to 3.6 V supply voltage, as validated in NXP's characterization testing and documented in the LPC185X_3X_2X_1X datasheet Rev. 5.3.
Does the LPC1833JET100E include an LCD controller?
No, the LPC1833JET100E does not include an LCD controller. Per Table 2 in the official datasheet, LCD support is explicitly marked "no" for all LPC183x variants including LPC1833JET100E. This distinguishes it from LPC185x parts (e.g., LPC1853JET100), which integrate a full LCD controller supporting up to 1024×768 resolution.
How many ADC channels does the LPC1833JET100E support?
The LPC1833JET100E integrates two independent 10-bit ADCs (ADC0 and ADC1) with a combined total of eight analog input channels. Each channel is shared between both ADCs (e.g., ADC0_0 and ADC1_0 are tied), enabling simultaneous sampling or redundancy - with a maximum conversion rate of 400 kSamples/s per ADC as specified in Section 2.2 of the datasheet.
What USB interfaces are available on the LPC1833JET100E?
The LPC1833JET100E features two High-speed USB 2.0 interfaces: USB0 supports Host/Device/OTG modes with an integrated on-chip high-speed PHY; USB1 supports Host/Device modes with a ULPI interface for connection to an external high-speed PHY. USB1 does not support OTG, and neither interface includes a full-speed PHY on-die except for USB0's integrated HS PHY.
Is the LPC1833JET100E pin-compatible with other LPC18xx variants in TFBGA100?
Yes, all LPC18xx parts in the TFBGA100 package - including LPC1833JET100E, LPC1837JET100, LPC1823JET100, and LPC1813JET100 - share identical pinouts and ball assignments per Figure 3 (Pin configuration TFBGA100 package) in the datasheet. Functional differences (e.g., Ethernet presence, ADC count) are implemented internally and do not affect mechanical or electrical pin compatibility.
LPC1833JET100E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-TFBGA
- Series:
- LPC18xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 180MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, WDT
- Number of I/O:
- 49
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 16K x 8
- RAM Size:
- 136K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.2V ~ 3.6V
- Data Converters:
- A/D 4x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1833JET100E FAQ
1.How can I place an order for LPC1833JET100E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1833JET100E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1833JET100E reliable?
The price and inventory of LPC1833JET100E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1833JET100E is usually 5 days.
3.What payment methods are accepted for LPC1833JET100E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1833JET100E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1833JET100E?
LPC1833JET100E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1833JET100E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1833JET100E?
For technical support, including LPC1833JET100E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1833JET100E requirements.
6.How does Aetrix verify that LPC1833JET100E is sourced from the original manufacturer or authorized distributors?
All LPC1833JET100E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1833JET100E meets industry standards.
7.What is the process for return or replacement of LPC1833JET100E?
All LPC1833JET100E units undergo pre-shipment inspection (PSI). If there is an issue with LPC1833JET100E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1833JET100E part is unused and in its original packaging.
Return procedure for LPC1833JET100E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1833JET100E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

