NXP Semiconductors LPC1837FET256,551
- Part No.:
- LPC1837FET256,551
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 256-LBGA
- Datasheet:
-
LPC1837FET256,551.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 256LBGA
- Quantity:
- Payment:

- Shipping:

Inventory:577
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1837FET256 from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller operating at up to 180 MHz, featuring 1 MB dual-bank flash, 136 kB SRAM, and integrated Ethernet MAC with IEEE 1588 support. It delivers deterministic real-time control for industrial gateways requiring secure, high-throughput wired connectivity and peripheral flexibility.
For engineers reviewing the LPC1837FET256 datasheet, LPC1837FET256 pinout, LPC1837FET256 application, or LPC1837FET256 equivalent, key selection criteria include its LBGA256 package, absence of LCD controller, dual High-speed USB (one OTG-capable), C_CAN 2.0B support, and 164 GPIOs - all critical for embedded networking and motor-control edge nodes.
Technical Context
The LPC1837FET256 implements an ARM Cortex-M3 r2p1 core with Harvard architecture, 3-stage pipeline, and integrated MPU/NVIC for deterministic interrupt handling and memory protection in safety-aware systems. Its clock system includes three PLLs - one for CPU up to 180 MHz, one dedicated to USB0, and one configurable as audio PLL - enabling independent domain timing without external high-frequency crystals.
Digital subsystems include a State-Configurable Timer/PWM (SCTimer/PWM) with event-driven cross-triggering via GIMA, dual 10-bit ADCs (8 channels total, 400 kSamples/s), and an External Memory Controller supporting SDRAM, NOR flash, and SRAM. It lacks LCD controller hardware but retains full Ethernet MAC (RMII/MII), two High-speed USB interfaces, and SD/MMC interface - distinguishing it from LPC185x variants.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 r2p1, 180 MHz max - enables hard real-time deterministic execution with low-latency interrupt response. |
| Memory | 1 MB dual-bank flash (512 kB per bank) + 136 kB SRAM + 16 kB EEPROM - supports safe firmware updates and data logging without external storage. |
| Ethernet | 10/100T MAC with RMII/MII and IEEE 1588-2008 v2 timestamping - enables precise time-synchronized industrial communication (e.g., PTP). |
| USB Interfaces | USB0: High-speed Host/Device/OTG with on-chip PHY; USB1: High-speed Host/Device with ULPI interface - provides flexible host-peripheral connectivity and field-upgrade capability. |
| Analog Peripherals | Two 10-bit ADCs (400 kSamples/s, 8 shared channels) + one 10-bit DAC (400 kSamples/s) - supports closed-loop analog sensing and actuation in motor or power control. |
| GPIO & Timing | 164 GPIOs with DMA-accessible registers; SCTimer/PWM subsystem with programmable state machines - enables complex I/O sequencing and multi-phase PWM generation. |
| Power & Packaging | Single 3.3 V supply (2.4–3.6 V), -40 °C to +85 °C operation, LBGA256 (17 × 17 × 1 mm, SOT740-2) - suitable for compact, thermally constrained industrial PCB layouts. |
Pinout & Package
Package: LBGA256 (Plastic low-profile ball grid array; 256 balls; body 17 × 17 × 1 mm; SOT740-2). Pin functions are multiplexed across 16 GPIO ports (P0–P9, PA–PF), with each pin supporting up to eight digital functions including GPIO, Ethernet, USB, SSP, I2S, CAN, and timer I/O.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P1_15 | ENET_RXD0 / GPIO0[2] | Ethernet receive data line 0 (RMII/MII); also configurable as general-purpose I/O with fast AHB access. |
| P1_16 | ENET_CRS / GPIO0[3] | Ethernet carrier sense (MII mode); dual-use pin enables compact RMII layout or debug I/O expansion. |
| P1_17 | ENET_MDIO / GPIO0[12] | MIIM bidirectional data line for PHY configuration; supports auto-negotiation and link status monitoring. |
| P1_18 | ENET_TXD0 / GPIO0[13] | Ethernet transmit data line 0 (RMII/MII); critical for full-duplex 100 Mbps throughput with minimal latency. |
| P1_19 | ENET_TX_CLK / CLKOUT | Ethernet reference clock (RMII) or programmable clock output - eliminates need for external clock generator in synchronized designs. |
| P1_20 | ENET_TXD1 / GPIO0[15] | Ethernet transmit data line 1 (RMII/MII); completes RMII 4-pin interface for low-pin-count Ethernet implementation. |
Key Features
| Feature | Design Value |
|---|---|
| ARM Cortex-M3 with MPU | Eight-region memory protection unit enforces strict code/data isolation - essential for certified industrial firmware partitions. |
| Dual High-speed USB | USB0 (OTG + on-chip PHY) + USB1 (ULPI-capable) enables simultaneous device firmware upgrade and host-side diagnostics without external transceivers. |
| SCTimer/PWM Subsystem | State-machine-based PWM with event routing via GIMA allows hardware-triggered waveform generation - reduces CPU load in motor control and lighting applications. |
| IEEE 1588 Ethernet MAC | Hardware timestamping engine with sub-microsecond precision supports Precision Time Protocol in industrial automation networks. |
| External Memory Controller (EMC) | Supports SDRAM, NOR flash, and SRAM with configurable timing - enables boot-from-SDRAM and large buffer allocation for protocol stacks. |
| Battery-backed RTC Domain | 256 bytes of backup registers + alarm timer powered separately - maintains timekeeping and event logging during main power loss. |
Applications
| Industrial Gateway | RFID Reader Controller |
|---|---|
Use Scenario: Edge node aggregating Modbus TCP, CANopen, and RFID data before forwarding to cloud SCADA. IC Role / Device Role / Timing Role: Central MCU managing concurrent Ethernet, dual USB, C_CAN, and SPIFI-booted firmware. Use Value: Dual USB enables field technician firmware update (via USB0 OTG) while maintaining upstream Ethernet telemetry (via RMII), minimizing downtime. |
Use Scenario: Multi-protocol UHF RFID reader with EPC Gen2 and ISO18000-6C support, requiring precise timing for antenna switching and tag interrogation. IC Role / Device Role / Timing Role: Real-time controller coordinating RF front-end, ADC-based signal sampling, and Ethernet backhaul. Use Value: SCTimer/PWM generates nanosecond-accurate antenna enable/disable pulses; IEEE 1588 sync ensures time-coordinated multi-reader deployments. |
| e-Metering Data Concentrator | White Goods Motor Control Hub |
Use Scenario: Smart electricity meter concentrator collecting AMI data from 50+ meters via RS-485 and transmitting via Ethernet to utility head-end. IC Role / Device Role / Timing Role: Secure processing unit running DLMS/COSEM stack with AES encryption and tamper detection. Use Value: On-chip AES engine accelerates encrypted payload generation; 16 kB EEPROM stores metering logs and security keys with wear leveling. |
Use Scenario: Washing machine main control board driving BLDC motor, reading temperature/pressure sensors, and managing user interface over I2C. IC Role / Device Role / Timing Role: Motor control MCU executing FOC algorithms using dual ADCs for current sensing and SCTimer/PWM for 3-phase gate drive. Use Value: Two 10-bit ADCs sample both phase currents simultaneously at 400 kSamples/s; motor control PWM module generates dead-time compensated gate signals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1857FET256 | Includes LCD controller and 1 MB flash; same CPU, peripherals, and LBGA256 package. | Required for HMI-integrated devices (e.g., panel meters); unnecessary cost/complexity if display not needed. | Select when integrated TFT/STN display support is mandatory; otherwise LPC1837FET256 offers identical core functionality at lower BOM cost. |
| LPC1833FET256 | 512 kB flash (256 kB per bank), same SRAM, Ethernet, USB, and GPIO count; identical temperature range and package. | Suitable for firmware with smaller footprint (e.g., lightweight protocol stacks); insufficient for OTA update dual-bank schemes requiring ≥1 MB. | Choose for cost-sensitive, non-OTA applications where flash headroom is adequate; LPC1837FET256 preferred for field-upgradable products. |
Compared with LPC1857FET256, the LPC1837FET256 removes LCD hardware to reduce cost and power, while retaining full Ethernet, dual USB, and motor-control peripherals; versus LPC1833FET256, it doubles flash capacity to enable robust dual-bank firmware updates without sacrificing performance or I/O.
Availability
LPC1837FET256 is available at Aetrix Electronics and suitable for industrial gateways, RFID readers, e-metering concentrators, and white goods motor control systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for LPC1837FET256 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and edge processing.
The LPC18xx product line was designed specifically for high-performance, real-time industrial applications demanding integrated Ethernet, USB, and advanced analog/motor control - positioning LPC1837FET256 as a targeted solution for wired edge intelligence.
FAQ
What is the maximum operating frequency of the LPC1837FET256?
The LPC1837FET256 operates at a maximum CPU frequency of 180 MHz, achieved via its internal PLL system that accepts input from the 1–25 MHz crystal oscillator or 12 MHz internal RC oscillator. This frequency is fully supported across its entire specified temperature range of -40 °C to +85 °C, and the ARM Cortex-M3 core maintains deterministic timing behavior at this rate for real-time task scheduling.
Does the LPC1837FET256 include an LCD controller?
No, the LPC1837FET256 does not include an LCD controller. According to Table 2 in the official datasheet, LCD support is explicitly marked "no" for this variant, distinguishing it from LPC185x family members like LPC1857FET256. This omission reduces silicon area and power consumption, making LPC1837FET256 optimal for applications where display output is handled externally or not required.
How many USB interfaces does the LPC1837FET256 support, and what are their capabilities?
The LPC1837FET256 supports two High-speed USB 2.0 interfaces: USB0 (Host/Device/OTG with on-chip high-speed PHY) and USB1 (Host/Device with on-chip full-speed PHY and ULPI interface for external high-speed PHY). Both include DMA support, enabling zero-copy data transfers. USB0's OTG capability allows dynamic role switching - critical for field-service firmware updates via USB stick or PC connection.
What is the flash memory configuration of the LPC1837FET256?
The LPC1837FET256 integrates 1 MB of on-chip flash memory organized as two independent 512 kB banks (Bank A and Bank B). This dual-bank architecture enables safe over-the-air (OTA) firmware updates by allowing one bank to execute while the other is being reprogrammed - a key requirement for unattended industrial equipment requiring high uptime and fail-safe recovery.
Which Ethernet interface modes are supported by the LPC1837FET256?
The LPC1837FET256 supports both RMII and MII Ethernet physical layer interfaces through its integrated 10/100T MAC. RMII mode uses 4 pins (TXD0/TXD1, TX_EN, RXD0/RXD1, CRS_DV, REF_CLK) for compact PCB layout; MII mode uses 14 pins for legacy PHY compatibility. IEEE 1588-2008 v2 hardware timestamping is available in both modes, enabling precise time synchronization for industrial protocols like PTP.
LPC1837FET256,551 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 256-LBGA
- Series:
- LPC18xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 150MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, Microwire, SD, SPI, SSI, SSP, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 80
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 136K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 16x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1837FET256,551 FAQ
1.How can I place an order for LPC1837FET256,551 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1837FET256,551 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1837FET256,551 reliable?
The price and inventory of LPC1837FET256,551 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1837FET256,551 is usually 5 days.
3.What payment methods are accepted for LPC1837FET256,551?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1837FET256,551 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1837FET256,551?
LPC1837FET256,551 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1837FET256,551 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1837FET256,551?
For technical support, including LPC1837FET256,551 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1837FET256,551 requirements.
6.How does Aetrix verify that LPC1837FET256,551 is sourced from the original manufacturer or authorized distributors?
All LPC1837FET256,551 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1837FET256,551 meets industry standards.
7.What is the process for return or replacement of LPC1837FET256,551?
All LPC1837FET256,551 units undergo pre-shipment inspection (PSI). If there is an issue with LPC1837FET256,551, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1837FET256,551 part is unused and in its original packaging.
Return procedure for LPC1837FET256,551:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1837FET256,551 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

