NXP Semiconductors LPC1837JET100E
- Part No.:
- LPC1837JET100E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-TFBGA
- Datasheet:
-
LPC1837JET100E.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,089
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC1837JET100E from NXP Semiconductors is a 32-bit ARM Cortex-M3 microcontroller operating at up to 180 MHz, featuring 1 MB dual-bank flash, 136 kB SRAM, Ethernet MAC with IEEE 1588 support, two High-speed USB interfaces (one OTG-capable), and a TFBGA100 package rated for -40 °C to +105 °C. It targets industrial control and e-metering systems requiring deterministic real-time performance and secure connectivity.
For engineers reviewing the LPC1837JET100E datasheet, LPC1837JET100E pinout, LPC1837JET100E application, or LPC1837JET100E equivalent, key selection criteria include its 100-ball TFBGA footprint, absence of LCD controller and QEI, limited ADC channels (4), and USB1 without ULPI-critical for compact, cost-optimized embedded designs with Ethernet and dual USB host/device needs.
Technical Context
The LPC1837JET100E implements an ARM Cortex-M3 r2p1 core with Harvard architecture, 3-stage pipeline, and integrated MPU/NVIC for deterministic interrupt handling. Its memory subsystem includes dual-bank flash with accelerator, 136 kB AHB-accessible SRAM split across multiple blocks, and 16 kB EEPROM-all accessible via high-bandwidth AHB matrix.
Digital peripherals are routed through the Global Input Multiplexer Array (GIMA) and State Configurable Timer/PWM (SCTimer/PWM), enabling flexible event-driven I/O coordination. Clock generation uses three PLLs: one for CPU up to 180 MHz, one dedicated to USB0, and one configurable as audio PLL-while the RTC domain operates independently on battery backup.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 r2p1, 180 MHz max - enables hard real-time control loops with sub-1 µs interrupt latency. |
| Memory | 1 MB dual-bank flash + 136 kB SRAM + 16 kB EEPROM - supports robust firmware updates and data logging without external storage. |
| Connectivity | Ethernet MAC (10/100T, RMII/MII, IEEE 1588 v2) + USB0 (OTG/host/device, on-chip HS PHY) + USB1 (host/device, FS PHY only) - delivers industrial-grade wired networking and peripheral attachment. |
| Analog I/O | Two 10-bit ADCs (400 kS/s, 4 shared channels) + one 10-bit DAC (400 kS/s) - sufficient for sensor monitoring and basic waveform generation in metering applications. |
| Package & Temp | TFBGA100 (9 × 9 × 0.7 mm), -40 °C to +105 °C - enables compact, thermally resilient PCB layouts for harsh environments. |
| Power | Single 3.3 V supply (2.4–3.6 V), four low-power modes (Sleep to Deep power-down), RTC on separate battery domain - extends operational life in battery-backed systems. |
Pinout & Package
Package: TFBGA100 (SOT926-1), 9 mm × 9 mm × 0.7 mm body, 100 solder balls, pitch 0.8 mm. Designed for high-density routing and thermal efficiency in space-constrained industrial modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDA/VSSA | Analog power/ground | Isolated analog supply pins for ADC/DAC reference stability; require local decoupling. |
| P0_0–P0_9, P1_0–P1_19, etc. | GPIO / peripheral multiplexing | 16 ports (P0–P9, PA–PF); each pin supports up to 8 functions (e.g., GPIO, SSP, I2S, ENET) via SCU register configuration. |
| ENET_RXD0/1, TXD0/1, MDIO, MDC | Ethernet physical interface | RMII/MII-compliant signals; enable direct connection to PHY without external glue logic. |
| USB0_DP/DM, USB1_DP/DM | USB differential pairs | USB0 has integrated HS PHY; USB1 requires external HS PHY via ULPI (not supported on JET100 variant). |
| CLKIN, CLKOUT, XTAL1/2 | Clock system interface | Supports 1–25 MHz crystal; CLKOUT provides programmable clock output for synchronizing external peripherals. |
Key Features
| Feature | Design Value |
|---|---|
| State Configurable Timer/PWM (SCTimer) | Hardware-based event-triggered timing engine eliminates CPU overhead for complex PWM waveforms and input capture sequences. |
| Global Input Multiplexer Array (GIMA) | Enables dynamic routing of GPIO, timer, ADC, and SCT events across AHB peripherals-reducing software polling and ISR complexity. |
| Dual-bank flash with accelerator | Allows background programming and execution from alternate bank-enabling zero-downtime firmware updates in field-deployed devices. |
| IEEE 1588-2008 v2 time stamping | Hardware-accelerated packet timestamping in Ethernet MAC enables sub-microsecond synchronization for industrial automation and power grid monitoring. |
| Secure boot & OTP memory | 64-bit + 256-bit One-Time Programmable memory stores cryptographic keys and device identity-supporting secure firmware authentication and anti-cloning. |
Applications
| Industrial Control Gateway | e-Metering Data Concentrator |
|---|---|
Use Scenario: Central node aggregating Modbus RTU/ASCII data from field sensors and relaying via Ethernet to SCADA. IC Role / Device Role / Timing Role: Real-time protocol stack execution, Ethernet frame processing, and deterministic timer-based sampling coordination. Use Value: Dual USB allows local firmware update via USB stick while Ethernet maintains upstream communication-no service interruption required. | Use Scenario: Smart electricity meter collecting voltage/current samples and transmitting encrypted usage data over PLC or RF mesh. IC Role / Device Role / Timing Role: ADC sampling trigger, AES encryption acceleration, and IEEE 1588-synchronized time-of-use billing stamping. Use Value: On-chip 10-bit DAC generates precise calibration references; 16 kB EEPROM stores metering constants and tamper logs securely. |
| RFID Reader Controller | White Goods Motor Interface |
Use Scenario: UHF RFID reader managing antenna switching, tag inventory, and host communication via USB/Ethernet. IC Role / Device Role / Timing Role: High-speed GPIO control for antenna multiplexing, USB HID class interface to PC, and precise timing for EPC Gen2 command sequencing. Use Value: SCTimer/PWM generates exact 125 kHz carrier modulation and pulse-width-controlled reader bursts-no external timing IC needed. | Use Scenario: Washing machine main control board driving BLDC motor, reading temperature/humidity sensors, and managing user interface. IC Role / Device Role / Timing Role: Motor control PWM generation, quadrature encoder input (QEI not present; uses GPIO+timer capture), and real-time fault detection. Use Value: Four ADC channels monitor motor phase currents and thermistors; RTC with alarm timer schedules delayed start and energy-saving sleep cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC1833JET100 | 512 kB flash (vs. 1 MB), same 136 kB SRAM, identical TFBGA100 package and peripheral set. | Suitable for simpler firmware images where full 1 MB is unnecessary; retains all connectivity features. | Select when firmware size is ≤512 kB and BOM cost optimization is prioritized over future-proofing. |
| LPC1827JET100 | No Ethernet MAC, no USB0 OTG, only USB1 (FS only), 1 MB flash, 136 kB SRAM, same package. | Targeted at USB-connected sensor hubs or audio endpoints where Ethernet is omitted. | Choose when Ethernet and USB0 OTG are not required-reduces design complexity and PHY component count. |
Compared with LPC1833JET100 and LPC1827JET100, the LPC1837JET100 uniquely balances full Ethernet + dual USB capability with 1 MB flash in the smallest TFBGA100 footprint-making it optimal for space-constrained industrial gateways needing field-upgradable firmware and deterministic network timing.
Availability
LPC1837JET100E is available at Aetrix Electronics and suitable for industrial control gateways, e-metering concentrators, and RFID reader controllers requiring stable component supply, extended temperature operation, and long-term lifecycle support.
Supply support for LPC1837JET100E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The LPC18xx product line was designed for high-performance, feature-rich embedded control in industrial automation, smart energy, and networked consumer devices-emphasizing real-time determinism, security, and peripheral integration.
FAQ
What is the maximum CPU frequency supported by the LPC1837JET100E?
The LPC1837JET100E supports a maximum CPU frequency of 180 MHz using its ARM Cortex-M3 core. This is achieved via an internal PLL fed by the main crystal oscillator or IRC, with flash accelerator enabled to sustain full-speed execution from on-chip memory. The LPC1837JET100E maintains this performance across its full -40 °C to +105 °C operating range.
Does the LPC1837JET100E include an LCD controller?
No, the LPC1837JET100E does not include an LCD controller. Per Table 2 in the official datasheet, LCD support is explicitly marked "no" for all LPC183x variants in the TFBGA100 package-including the LPC1837JET100E. This omission reduces die size and cost while maintaining Ethernet, USB, and analog peripherals essential for non-display industrial applications.
How many ADC channels are available on the LPC1837JET100E?
The LPC1837JET100E integrates two 10-bit ADCs (ADC0 and ADC1) with a total of four analog input channels. As confirmed in Table 2, the TFBGA100 package variants-including the LPC1837JET100E-support only four ADC channels, shared between both converters. Each channel is accessible via dedicated or multiplexed pins as defined in the pin description table.
What USB capabilities does the LPC1837JET100E provide?
The LPC1837JET100E provides two USB interfaces: USB0 supports Host/Device/OTG with an integrated high-speed PHY, while USB1 supports Host/Device only with an on-chip full-speed PHY and no ULPI interface. This configuration is verified in Table 2, where USB1 is listed as "yes/no" for the LPC1837JET100E-indicating FS-only operation without external HS PHY support.
Is the LPC1837JET100E pin-compatible with other LPC18xx TFBGA100 variants?
Yes, the LPC1837JET100E shares identical pinout and package (TFBGA100, SOT926-1) with all other LPC18xx family members in the same package-including LPC1833JET100, LPC1827JET100, and LPC1817JET100. Pin functions are consistent across variants; differences lie solely in enabled peripherals (e.g., Ethernet, LCD, QEI), which are disabled or unconnected in silicon-not via pin remapping.
LPC1837JET100E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-TFBGA
- Series:
- LPC18xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 180MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, WDT
- Number of I/O:
- 49
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 16K x 8
- RAM Size:
- 136K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.2V ~ 3.6V
- Data Converters:
- A/D 4x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC1837JET100E FAQ
1.How can I place an order for LPC1837JET100E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC1837JET100E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC1837JET100E reliable?
The price and inventory of LPC1837JET100E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC1837JET100E is usually 5 days.
3.What payment methods are accepted for LPC1837JET100E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC1837JET100E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC1837JET100E?
LPC1837JET100E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC1837JET100E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC1837JET100E?
For technical support, including LPC1837JET100E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC1837JET100E requirements.
6.How does Aetrix verify that LPC1837JET100E is sourced from the original manufacturer or authorized distributors?
All LPC1837JET100E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC1837JET100E meets industry standards.
7.What is the process for return or replacement of LPC1837JET100E?
All LPC1837JET100E units undergo pre-shipment inspection (PSI). If there is an issue with LPC1837JET100E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC1837JET100E part is unused and in its original packaging.
Return procedure for LPC1837JET100E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC1837JET100E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

