My Inquiry
My Account
NXP Semiconductors LPC2136FBD64,151
- Part No.:
- LPC2136FBD64,151
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
LPC2136FBD64,151.pdf
- Description:
- IC MCU 16/32B 256KB FLASH 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,185
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC2136FBD64,151 from NXP Semiconductors is a 16/32-bit ARM7TDMI-S microcontroller in LQFP64 package with 256 kB flash, 32 kB SRAM, dual 10-bit ADCs (16-channel total), single 10-bit DAC, and 47 GPIO pins - deployed in industrial control systems requiring real-time analog acquisition, PWM motor drive, and protocol conversion via dual UARTs and Fast I²C.
For engineers reviewing the LPC2136FBD64,151 datasheet, LPC2136FBD64,151 pinout, LPC2136FBD64,151 application, or LPC2136FBD64,151 equivalent, this page delivers verified functional partitioning, validated peripheral timing behavior, confirmed ADC/DAC resolution and conversion rate, exact JTAG/trace pin mapping, and direct alternative part comparisons for migration or second-sourcing.
Technical Context
The LPC2136FBD64,151 implements an ARM7TDMI-S core with Thumb instruction set support, enabling 32-bit performance at 60 MHz while reducing code size by >30% in memory-constrained embedded applications. Its 128-bit wide memory interface and accelerator architecture sustain full-speed execution without wait states.
It integrates two independent 8-channel 10-bit ADCs (AD0 and AD1) with dedicated result registers to minimize interrupt latency, plus a single 10-bit DAC (AOUT) on P0.25 - all operating with 2.44 µs per-channel conversion time and referenced to VREF. The device supports hardware handshake flow control on both UART0 and UART1, including fractional baud rate generation and auto-bauding.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM7TDMI-S 32-bit RISC processor with Thumb mode; enables high-efficiency code density and deterministic real-time interrupt response. |
| Max Clock Frequency | 60 MHz via on-chip PLL (100 µs settling time); supports deterministic timing-critical control loops and serial protocol bit rates. |
| Flash Memory | 256 kB ISP/IAP flash; allows field firmware updates and secure bootloader implementation without external programming hardware. |
| SRAM | 32 kB on-chip static RAM; sufficient for real-time buffers, stack depth, and dual ADC data staging without external memory. |
| ADC | Dual 10-bit 8-channel SAR ADCs (AD0/AD1), up to 16 inputs total; 2.44 µs conversion time per channel, dedicated result registers reduce CPU overhead. |
| DAC | Single 10-bit voltage-output DAC (AOUT on P0.25); provides programmable analog reference or actuator control signal with monotonicity guaranteed. |
| I/O Pins | 47 GPIO pins (5 V tolerant), including nine external interrupt-capable pins (EINT0–EINT3, plus P1.25/EXTIN0 and RTC-related triggers); supports flexible sensor interfacing and event-driven wake-up. |
| Serial Interfaces | Two UARTs (16C550-compatible, fractional baud + auto-baud), two Fast I²C (400 kbit/s), SPI/SSP, and trace/debug interfaces (EmbeddedICE RT + ETM). |
Pinout & Package
LPC2136FBD64,151 uses a plastic low-profile quad flat package (LQFP64) with 64 leads, body dimensions 10 × 10 × 1.4 mm (SOT314-2). All I/O pins are 5 V tolerant with TTL levels, hysteresis, and 10 ns slew rate control; analog pins (AD0.x, AD1.x, AOUT, VREF, VDDA, VSSA) require separate noise-isolated routing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0.0/TXD0/PWM1 | UART0 transmit / PWM output | Primary debug/communication channel output; PWM1 usable for LED dimming or low-frequency motor control. |
| P0.25/AD0.4/AOUT | ADC0 input 4 / DAC analog output | Shared pin: when configured as AOUT, digital functions disabled; used for calibrated analog output generation (e.g., sensor bias, reference voltage). |
| P0.27–P0.30 | ADC0 inputs 0–3 | Dedicated analog inputs with internal sampling circuitry; no multiplexing required - ensures consistent timing and minimal crosstalk. |
| P0.6/MOSI0/CAP0.2/AD1.0 | SPI master-out / Timer0 capture / ADC1 input | Multi-function pin active only in ADC1 context on LPC2136; CAP0.2 enables precise edge-triggered timing measurement on same physical line. |
| P1.16–P1.19 | TRACEPKT0–3 | Trace packet data bits for Embedded Trace Macrocell; enable non-intrusive instruction-level tracing during live operation without halting CPU. |
| P1.24/TRACECLK | Trace clock output | Provides synchronous clock for external trace analyzers; frequency matches CPU clock divided by programmable prescaler. |
| RESET | Active-low reset input | TTL-compatible with hysteresis; assertion forces I/O and peripherals to default state and restarts execution from vector address 0x00000000. |
| VDD / VDDA / VREF / VSS / VSSA | Power and reference rails | VDD (3.0–3.6 V) powers core and digital I/O; VDDA/VSSA isolate analog section; VREF sets full-scale for ADC/DAC conversions. |
Key Features
| Feature | Design Value |
|---|---|
| Fast GPIO architecture | Port pin toggle up to 3.5× faster than legacy LPC213x; enables precise software-generated waveforms (e.g., IR carrier, bit-banged protocols). |
| Dedicated ADC result registers | Eliminates need for repeated register reads during interrupt service; reduces ISR latency by up to 40% in high-channel-count acquisition. |
| Fractional baud rate generator | Supports exact standard and non-standard UART bit rates (e.g., 115200, 921600) across full 60 MHz clock range without external crystal tuning. |
| Hardware flow control (RTS/CTS) | Fully implemented in UART1 hardware; prevents buffer overrun during burst data transfers without CPU intervention. |
| Real-time clock with independent power | VBAT-powered RTC continues counting during main power-down; enables timestamping and wake-up scheduling without external RTC IC. |
| Individual peripheral clock gating | Each peripheral (ADC, UART, PWM, etc.) can be disabled independently; reduces dynamic power consumption by >65% in sleep modes. |
Applications
| Industrial Motor Control | Medical Sensor Hub |
|---|---|
Use Scenario: Closed-loop DC motor speed regulation using feedback from hall-effect sensors and current shunt monitoring. IC Role / Device Role / Timing Role: Real-time PWM generation (6-channel), synchronized ADC sampling of current/voltage, and UART-based host telemetry. Use Value: 2.44 µs ADC conversion enables 400+ kHz sampling of motor phase currents; dual ADCs allow simultaneous acquisition of voltage and current for vector control. |
Use Scenario: Multi-parameter patient monitor aggregating ECG, SpO₂, and temperature signals into a unified BLE gateway. IC Role / Device Role / Timing Role: Analog front-end controller with 10-bit ADCs for biopotential conditioning, DAC for calibration reference, and dual UARTs for sensor module bridging. Use Value: Dedicated ADC result registers reduce interrupt jitter below 1 µs - critical for accurate QRS complex detection in ECG waveform analysis. |
| Smart Energy Gateway | Access Control Terminal |
Use Scenario: Protocol translation between Modbus RTU (RS-485) and MQTT over Wi-Fi/Ethernet in substation metering nodes. IC Role / Device Role / Timing Role: Dual UART with hardware flow control handles RS-485 framing; Fast I²C manages local energy ICs; SRAM buffers packetized payloads. Use Value: Fractional baud rate generator ensures ±0.01% accuracy at 19200 bps Modbus timing - eliminating communication timeouts under load. |
Use Scenario: Tamper-resistant door controller with RFID reader, keypad, buzzer, and relay driver - operating in unattended retail environments. IC Role / Device Role / Timing Role: Secure boot loader execution from flash; GPIO-managed keypad scan; PWM-driven audible feedback; watchdog-enforced firmware integrity. Use Value: 47 GPIO pins support 4×4 matrix keypad + 8 status LEDs + 3 relay drivers + tamper switch inputs - all within single LQFP64 footprint. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC2138FBD64/01 | 512 kB flash, same 32 kB SRAM, identical peripheral set and pinout | Supports larger firmware images (e.g., integrated TCP/IP stack, OTA update handler) | Select when future firmware expansion or dual-bank update capability is required; drop-in compatible with no PCB changes. |
| LPC2368FBD100,157 | 100-pin LQFP, ARM7TDMI-S core, 512 kB flash, 96 kB SRAM, USB 2.0 device, Ethernet MAC | Enables native USB HID/DFU and 10/100 Mbps Ethernet connectivity - absent in LPC2136FBD64,151 | Choose when host-facing USB or LAN interface is mandatory; requires PCB redesign due to different package and pin count. |
Compared with LPC2136FBD64,151, the LPC2138FBD64/01 offers double flash capacity with zero layout impact, while the LPC2368FBD100,157 adds USB/Ethernet at the cost of increased footprint and BOM complexity - making LPC2136FBD64,151 optimal for cost-sensitive, I/O-dense, non-connectivity-focused industrial endpoints.
Availability
LPC2136FBD64,151 is available at Aetrix Electronics and suitable for industrial motor control, medical sensor hubs, smart energy gateways, and access control terminals requiring stable component supply across extended product lifecycles.
Supply support for LPC2136FBD64,151 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in ARM-based microcontrollers and mixed-signal integration.
The LPC213x family was designed specifically for cost-optimized, real-time embedded systems demanding high analog precision, deterministic interrupt latency, and compact LQFP packaging - targeting industrial automation and portable medical devices.
FAQ
What is the maximum ADC sampling rate achievable with LPC2136FBD64,151?
The LPC2136FBD64,151 achieves 2.44 µs per-channel conversion time for its 10-bit SAR ADCs, supporting up to 409.8 kSPS in sequential single-channel mode. With dual ADCs operating in interleaved mode and dedicated result registers, sustained throughput reaches 300+ kSPS across 16 channels while maintaining <1 µs interrupt latency - verified in NXP AN10362 application note.
Does LPC2136FBD64,151 support in-application programming (IAP) of flash memory?
Yes, LPC2136FBD64,151 fully supports In-Application Programming via its on-chip bootloader. It enables erasing of individual 256-byte sectors or full chip in 400 ms, and programming 256 B in 1 ms - allowing safe firmware updates, parameter storage, and secure key provisioning without external tools or reset interruption.
Can LPC2136FBD64,151 generate PWM signals with dead-time insertion for half-bridge driving?
No, LPC2136FBD64,151 does not include hardware dead-time insertion logic. Its six PWM outputs (PWM1–PWM6) are independently configurable but lack complementary pair generation or programmable delay units. For half-bridge control, external gate drivers with integrated dead-time or software-timed GPIO toggling must be used.
Is the DAC output on LPC2136FBD64,151 buffered or rail-to-rail?
The DAC output (AOUT on P0.25) is unbuffered and not rail-to-rail: it sources/sinks ±0.5 mA with output swing limited to VDDA – 0.7 V to 0.4 V above VSSA. External op-amp buffering is required for driving loads <10 kΩ or achieving full 0–VDDA range - as specified in Section 11.3 of the LPC2131_32_34_36_38 datasheet Rev. 5.1.
How many external interrupts are available on LPC2136FBD64,151, and which pins support them?
LPC2136FBD64,151 provides nine external interrupt inputs: EINT0 (P0.1, P0.16), EINT1 (P0.3, P0.14), EINT2 (P0.7, P0.15), EINT3 (P0.9, P0.20, P0.30), plus EXTIN0 (P1.25) and two RTC-related triggers. Each supports configurable edge/level sensitivity - confirmed in Table 3 and Section 6.15 of the datasheet.
LPC2136FBD64,151 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- LPC2100
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- ARM7®
- Core Size:
- 16/32-Bit
- Speed:
- 60MHz
- Connectivity:
- I2C, Microwire, SPI, SSI, SSP, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 47
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 3.6V
- Data Converters:
- A/D 16x10b SAR; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC2136FBD64,151 FAQ
1.How can I place an order for LPC2136FBD64,151 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC2136FBD64,151 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC2136FBD64,151 reliable?
The price and inventory of LPC2136FBD64,151 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC2136FBD64,151 is usually 5 days.
3.What payment methods are accepted for LPC2136FBD64,151?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC2136FBD64,151 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC2136FBD64,151?
LPC2136FBD64,151 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC2136FBD64,151 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC2136FBD64,151?
For technical support, including LPC2136FBD64,151 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC2136FBD64,151 requirements.
6.How does Aetrix verify that LPC2136FBD64,151 is sourced from the original manufacturer or authorized distributors?
All LPC2136FBD64,151 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC2136FBD64,151 meets industry standards.
7.What is the process for return or replacement of LPC2136FBD64,151?
All LPC2136FBD64,151 units undergo pre-shipment inspection (PSI). If there is an issue with LPC2136FBD64,151, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC2136FBD64,151 part is unused and in its original packaging.
Return procedure for LPC2136FBD64,151:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC2136FBD64,151 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
