NXP Semiconductors LPC2290FBD144,551
- Part No.:
- LPC2290FBD144,551
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
LPC2290FBD144,551.pdf
- Description:
- IC MCU 16/32BIT ROMLESS 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,983
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC2290FBD144,551 from NXP Semiconductors is a 16/32-bit ARM7TDMI-S microcontroller in LQFP144 package, delivering up to 72 MHz CPU clock, 16 kB on-chip SRAM, dual CAN 2.0B interfaces, eight-channel 10-bit ADC (2.44 µs conversion), and configurable external memory interface supporting four banks up to 16 MB each. It targets automotive control units, industrial PLCs, medical monitoring systems, and CAN-based communication gateways.
For engineers reviewing the LPC2290FBD144,551 datasheet, LPC2290FBD144,551 pinout, LPC2290FBD144,551 application, or LPC2290FBD144,551 equivalent, key selection criteria include its dual-CAN timing robustness, 5 V-tolerant GPIO count (up to 76 pins), 1.8 V core / 3.3 V I/O dual-rail operation, and embedded trace support for real-time debugging in safety-critical firmware development.
Technical Context
The LPC2290FBD144,551 implements the ARM7TDMI-S core with Thumb instruction set extension, enabling 30 % code size reduction without significant performance loss. Its Vectored Interrupt Controller (VIC) supports configurable priorities and vector addresses for deterministic response to nine external interrupt sources and peripheral events.
It integrates two independent CAN controllers with advanced acceptance filters, an external memory controller with 8/16/32-bit data bus width per bank, and a 10-bit ADC with dedicated result registers to minimize interrupt latency. The device lacks SSP and Fast GPIO enhancements found in the /01 variant, confirming its base-specification status per ordering table.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM7TDMI-S 32-bit RISC processor with Thumb mode; enables compact firmware for resource-constrained embedded systems. |
| Clock Speed | Up to 72 MHz via on-chip PLL (100 µs settling time); supports deterministic real-time execution in motor control and CAN messaging. |
| On-chip RAM | 16 kB static RAM; sufficient for bootloader, RTOS kernel, and critical ISR stacks without external memory dependency. |
| ADC | Eight-channel 10-bit SAR ADC with 2.44 µs conversion time; suitable for sensor signal acquisition in industrial feedback loops. |
| CAN Interfaces | Two independent CAN 2.0B controllers with acceptance filtering; enables redundant bus architecture or multi-network gateway functionality. |
| I/O Voltage | 5 V-tolerant GPIOs with 1.8 V core / 3.3 V I/O dual supply; allows direct interfacing with legacy 5 V peripherals while minimizing power consumption. |
| External Memory | Configurable interface with four banks, up to 16 MB each, 8/16/32-bit data width; supports NOR flash, SRAM, and peripherals requiring parallel addressing. |
Pinout & Package
LQFP144 package (SOT486-1), 20 × 20 × 1.4 mm body, 144 leads, lead pitch 0.5 mm. Features 5 V-tolerant I/O pads with TTL levels, hysteresis, and 10 ns slew rate control; analog pins isolated with dedicated VSSA and VDDA supplies.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0.0–P0.31 P1.0–P1.31 P2.0–P2.31 P3.0–P3.31 |
General-purpose I/O ports (76 total) | Individually configurable digital I/O; shared functions include UART, SPI, I²C, PWM, capture/compare, and external interrupts. |
| P0.23/RD2, P0.24/TD2 P0.25/RD1, P2.26/TD1 |
CAN transceiver interface | Dedicated differential receiver (RD1/RD2) and transmitter (TD1/TD2) pins for two independent CAN buses; no external transceiver required on PCB layout. |
| P2.0–P2.31, P3.0–P3.23 | External memory bus | 32-bit data (D0–D31) and 24-bit address (A0–A23) lines with chip select (CS0–CS3), byte lane select (BLS0–BLS3), OE, and WE signals. |
| VDD(1V8), VDDA(1V8) VDD(3V3), VDDA(3V3) VSS, VSSA, VSSA(PLL) |
Power and ground domains | Separate 1.8 V core, 3.3 V I/O, and analog supplies with dedicated ground planes; mandatory isolation prevents noise coupling into ADC and PLL circuits. |
| XTAL1/XTAL2 | Crystal oscillator input/output | Supports 1–30 MHz crystals; drives internal PLL for stable high-frequency clock generation without external clock source. |
Key Features
| Feature | Design Value |
|---|---|
| EmbeddedICE-RT & Trace | Real-time debugging and instruction tracing via JTAG; eliminates need for intrusive debug probes in production firmware validation. |
| Vectored Interrupt Controller (VIC) | Hardware prioritization and vector addressing for up to 32 interrupts; reduces ISR latency to ≤1 µs in time-critical control loops. |
| Two 32-bit Timers | Each with four capture and four compare channels; enables simultaneous PWM generation, input capture for encoder counting, and precise timing intervals. |
| Real-Time Clock (RTC) & Watchdog | Independent RTC with battery backup support and windowed watchdog timer; ensures system reliability during power brownouts or software hangs. |
| Serial Bootloader (UART0) | In-system programming without external programmer; simplifies field firmware updates and reduces BOM cost in deployed equipment. |
Applications
| Automotive Body Control Module | Industrial CAN Gateway |
|---|---|
Use Scenario: Centralized control of lighting, door locks, and HVAC in 12 V vehicle platforms. IC Role / Device Role / Timing Role: Main MCU executing CAN message routing, sensor polling, and actuator PWM control with deterministic timing. Use Value: Dual CAN interfaces enable concurrent communication on powertrain and comfort networks; 5 V-tolerant I/O directly interfaces with legacy automotive sensors and switches. |
Use Scenario: Protocol translation between CANopen devices and Modbus RTU fieldbus in factory automation. IC Role / Device Role / Timing Role: Bridge controller managing message buffering, ID remapping, and baud rate adaptation between heterogeneous networks. Use Value: External memory interface supports large lookup tables for protocol conversion; 76 GPIOs allow parallel I/O expansion for diagnostics and status LEDs. |
| Medical Patient Monitor | Fault-Tolerant Maintenance Bus |
Use Scenario: Acquisition and display of ECG, SpO₂, and temperature signals in portable diagnostic equipment. IC Role / Device Role / Timing Role: Signal processing hub performing ADC sampling, digital filtering, and alarm logic with RTC timestamping. Use Value: Eight-channel 10-bit ADC with 2.44 µs conversion enables multi-sensor synchronous sampling; isolated analog supplies ensure <1 LSB noise in clinical-grade measurements. |
Use Scenario: Redundant communication backbone for predictive maintenance data aggregation across distributed machinery. IC Role / Device Role / Timing Role: Fault-aware node performing health monitoring, error logging, and failover arbitration using dual CAN and watchdog supervision. Use Value: Two independent CAN controllers support hot-swappable bus segments; power-down mode with wake-up on external interrupt extends battery life in wireless edge nodes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC2292FBD144,551 | Same ARM7TDMI-S core, identical pinout, but includes 64 kB SRAM and enhanced UARTs with fractional baud rate generator. | Better suited for applications requiring larger firmware footprint or precise serial timing (e.g., modem protocols). | Select LPC2292FBD144,551 if additional RAM or UART flexibility is needed; otherwise LPC2290FBD144,551 offers cost-optimized baseline functionality. |
| LPC2129FBD64,557 | 64-pin LQFP package, single CAN channel, 64 kB Flash (no external memory interface), 16 kB RAM, same core and peripherals except memory controller and second CAN. | Targeted at space-constrained, single-bus applications where external memory expansion is unnecessary. | Choose LPC2129FBD64,557 for compact designs with lower pin count and integrated Flash; LPC2290FBD144,551 remains optimal when dual CAN and external memory are mandatory. |
Compared with LPC2292FBD144,551 and LPC2129FBD64,557, the LPC2290FBD144,551 provides the only combination of dual CAN, external memory interface, and 144-pin I/O scalability in the LPC22xx family at its specific memory and peripheral configuration - making it irreplaceable for multi-bank, multi-network industrial gateways.
Availability
LPC2290FBD144,551 is available at Aetrix Electronics and suitable for automotive control units, industrial PLCs, and medical monitoring systems requiring stable component supply and long-term lifecycle assurance.
Supply support for LPC2290FBD144,551 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications.
The LPC2290FBD144,551 belongs to the LPC2200 series of ARM7-based microcontrollers designed specifically for real-time, safety-aware embedded systems requiring dual CAN, high GPIO count, and external memory expansion capability.
FAQ
What is the maximum operating frequency of the LPC2290FBD144,551?
The LPC2290FBD144,551 supports a maximum CPU clock of 72 MHz, achieved via its programmable on-chip PLL with 100 µs settling time. This frequency is fully supported across the industrial temperature range (−40 °C to +85 °C) and enables deterministic real-time execution for CAN messaging and control algorithms in the LPC2290FBD144,551.
Does the LPC2290FBD144,551 include an on-chip debugger interface?
Yes, the LPC2290FBD144,551 integrates EmbeddedICE-RT and Embedded Trace interfaces compliant with ARM JTAG standards. These enable real-time debugging and instruction-level tracing using standard tools like Keil µVision or SEGGER J-Link, without requiring external debug hardware beyond a JTAG connector on the target board.
How many analog inputs does the LPC2290FBD144,551 support, and what is their resolution?
The LPC2290FBD144,551 features an eight-channel 10-bit successive approximation register (SAR) ADC with a minimum conversion time of 2.44 µs. Analog inputs AIN0–AIN7 are mapped to dedicated pins (e.g., P0.27–P0.30, P2.30–P2.31, P3.28–P3.29) and operate with separate analog power (VDDA(3V3)) and ground (VSSA) for noise immunity in the LPC2290FBD144,551.
Is the LPC2290FBD144,551 pin-compatible with the LPC2290FBD144/01 variant?
Yes, the LPC2290FBD144,551 is pin-compatible with the LPC2290FBD144/01, sharing identical LQFP144 packaging and pin assignments. However, the /01 variant adds SSP, Fast GPIO, and higher SRAM (64 kB), meaning firmware and hardware layouts are interchangeable, but full feature utilization requires verifying peripheral enablement in the LPC2290FBD144,551's configuration registers.
What power supply requirements must be met for reliable operation of the LPC2290FBD144,551?
The LPC2290FBD144,551 requires two independent power domains: 1.65–1.95 V (nominal 1.8 V ±0.15 V) for VDD(1V8) and VDDA(1V8), and 3.0–3.6 V (nominal 3.3 V ±10 %) for VDD(3V3) and VDDA(3V3). Analog supplies (VDDA/VSSA) must be physically isolated from digital planes to maintain ADC accuracy and PLL stability in the LPC2290FBD144,551.
LPC2290FBD144,551 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 144-LQFP
- Series:
- LPC2200
- Packaging:
- Bag
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- ARM7®
- Core Size:
- 16/32-Bit
- Speed:
- 60MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, Microwire, SPI, SSI, SSP, UART/USART
- Peripherals:
- PWM, WDT
- Number of I/O:
- 76
- Program Memory Size:
- -
- Program Memory Type:
- ROMless
- EEPROM Size:
- -
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.65V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC2290FBD144,551 FAQ
1.How can I place an order for LPC2290FBD144,551 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC2290FBD144,551 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC2290FBD144,551 reliable?
The price and inventory of LPC2290FBD144,551 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC2290FBD144,551 is usually 5 days.
3.What payment methods are accepted for LPC2290FBD144,551?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC2290FBD144,551 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC2290FBD144,551?
LPC2290FBD144,551 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC2290FBD144,551 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC2290FBD144,551?
For technical support, including LPC2290FBD144,551 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC2290FBD144,551 requirements.
6.How does Aetrix verify that LPC2290FBD144,551 is sourced from the original manufacturer or authorized distributors?
All LPC2290FBD144,551 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC2290FBD144,551 meets industry standards.
7.What is the process for return or replacement of LPC2290FBD144,551?
All LPC2290FBD144,551 units undergo pre-shipment inspection (PSI). If there is an issue with LPC2290FBD144,551, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC2290FBD144,551 part is unused and in its original packaging.
Return procedure for LPC2290FBD144,551:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC2290FBD144,551 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

