NXP Semiconductors LPC2366FBD100,551
- Part No.:
- LPC2366FBD100,551
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
LPC2366FBD100,551.pdf
- Description:
- IC MCU 16/32B 256KB FLSH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,879
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC2366FBD100 from NXP Semiconductors is a 32-bit ARM7TDMI-S microcontroller operating at up to 72 MHz, featuring 256 kB flash, 32 kB local SRAM, 16 kB Ethernet SRAM, and dual CAN channels. It integrates Ethernet MAC with RMII, USB 2.0 full-speed device interface with on-chip PHY, four UARTs, three I²C interfaces, I²S, SSP, SPI, 10-bit ADC (6-channel), 10-bit DAC, and 70 GPIO pins - deployed in industrial protocol converters and embedded communication gateways.
For engineers reviewing the LPC2366FBD100 datasheet, LPC2366FBD100 pinout, LPC2366FBD100 application, or LPC2366FBD100 equivalent, key selection criteria include RMII Ethernet support, USB full-speed device capability with 4 kB endpoint RAM, dual CAN v2.0B controllers, 256 kB ISP/IAP flash, and LQFP100 package compatibility with legacy LPC23xx designs.
Technical Context
The LPC2366FBD100 implements a dual Advanced High-performance Bus (AHB) architecture enabling concurrent Ethernet DMA, USB DMA, and flash execution without bus contention. Its AHB-to-AHB bridge allows Ethernet DMA access to the secondary AHB subsystem while maintaining CPU access to flash and local SRAM.
It features an Advanced Vectored Interrupt Controller (VIC) supporting 32 vectored interrupts, a General Purpose DMA controller (GPDMA) servicing SSP, I²S, and SD/MMC peripherals, and a configurable pin-muxing system via the Pin Connect Block that enables flexible peripheral assignment across 70 GPIO pins including Port 0–2 and P3/P4 subsets.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM7TDMI-S, 32-bit/16-bit Thumb, up to 72 MHz - enables real-time deterministic interrupt response and mixed-code-size optimization. |
| Flash Memory | 256 kB on-chip flash with ISP/IAP - supports field firmware updates without external programmer or chip removal. |
| SRAM | 32 kB local bus SRAM + 16 kB Ethernet SRAM + 8 kB USB/GP DMA SRAM - separates bandwidth-critical peripherals from CPU access. |
| Serial Interfaces | Ethernet MAC (RMII), USB 2.0 full-speed device (4 kB FIFO), 4× UARTs, 2× CAN v2.0B, 3× I²C, I²S, 2× SSP, SPI - enables multi-protocol gateway operation without external transceivers. |
| Analog Peripherals | 10-bit ADC (6 inputs), 10-bit DAC (1 output), RTC with 2 kB battery-backed SRAM - supports sensor interfacing and time-stamped data logging during power-down. |
| GPIO & Timers | 70 GPIO pins (Port 0–2, P3/P4), 4× 32-bit timers (8 capture/10 compare), 1× PWM unit (6-channel), 4× external interrupt pins - suitable for motor control, pulse measurement, and event-driven I/O. |
| Power & Packaging | Single 3.3 V supply (3.0–3.6 V), -40 °C to +85 °C, LQFP100 (14 × 14 × 1.4 mm) - compatible with standard PCB assembly and industrial ambient requirements. |
Pinout & Package
LPC2366FBD100 uses a plastic low-profile quad flat package (LQFP100, SOT407-1) with 100 leads, 14 mm × 14 mm body, and 0.5 mm lead pitch. All pins are verified per NXP datasheet Rev. 7.1 (Oct 2013).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0[29]/USB_D+ | USB differential signal | Full-speed USB 2.0 D+ line; requires 3.3 V tolerant I/O and series termination per USB spec. |
| P0[30]/USB_D− | USB differential signal | Full-speed USB 2.0 D− line; paired with P0[29] for noise-immune bidirectional signaling. |
| P1[0]/ENET_TXD0 | Ethernet transmit data | Bit 0 of RMII 2-bit parallel TX data bus; must be routed with matched length to P1[1]. |
| P1[1]/ENET_TXD1 | Ethernet transmit data | Bit 1 of RMII TX bus; used with P1[4]/ENET_TX_EN and P1[15]/ENET_REF_CLK for 10/100 Mbps operation. |
| P1[4]/ENET_TX_EN | Ethernet transmit enable | Active-high strobe enabling RMII TX data; synchronized to ENET_REF_CLK for timing-critical MAC output. |
| P1[9]/ENET_RXD0 & P1[10]/ENET_RXD1 | Ethernet receive data | RMII 2-bit RX data pair; sampled on rising edge of ENET_REF_CLK for synchronous MAC input. |
| P1[15]/ENET_REF_CLK | Ethernet reference clock | 50 MHz input clock for RMII interface; sourced externally or from internal PLL; critical for timing compliance. |
| P1[16]/ENET_MDC & P1[17]/ENET_MDIO | MIIM management interface | IEEE 802.3 MII Management interface for PHY configuration; open-drain MDIO with MDC clock. |
| P0[23]/AD0[0] to P0[26]/AD0[3] | ADC input channels | Four of six 10-bit ADC inputs; share pins with I²S and UART3 - require analog routing and filtering. |
| P0[26]/AOUT | DAC output | Single 10-bit voltage-output DAC; rail-to-rail swing with external buffer recommended for precision applications. |
| P1[30]/VBUS | USB VBUS detection | Input monitoring USB bus presence; must be HIGH for USB reset and enumeration - tied to USB connector VBUS via resistor divider. |
| P2[9]/USB_CONNECT | USB connect status | Output indicating USB device attachment state; drives external LED or signals host controller for plug-detection logic. |
Key Features
| Feature | Design Value |
|---|---|
| Dual AHB subsystem | Enables simultaneous Ethernet DMA, USB DMA, and CPU code execution from flash - eliminates bus arbitration stalls in real-time comms stacks. |
| Configurable Pin Connect Block | Allows dynamic remapping of peripheral functions (e.g., UART, I²C, SSP) to multiple GPIO pins - increases board layout flexibility and reduces BOM count. |
| ARM7TDMI-S with trace module | Supports real-time emulation trace via TRACECLK/TRACESYNC/TRACEPKT[0:3] pins - enables non-intrusive debugging of time-critical ISR and protocol timing. |
| 2 kB battery-backed SRAM | Maintains critical state (e.g., counters, timestamps, calibration data) during main power loss - powered by VBAT pin independent of VDD. |
| Four reduced-power modes | Idle, sleep, power-down, and deep power-down modes with selective peripheral clock gating - achieves sub-μA retention current in deep power-down. |
| On-chip 4 MHz RC oscillator | 1 % accuracy trimmed internal clock source - usable as system clock when USB/CAN are inactive, eliminating need for external crystal in cost-sensitive designs. |
Applications
| Industrial Protocol Converter | Medical Data Gateway |
|---|---|
Use Scenario: Translating Modbus RTU over RS-485 to EtherNet/IP or CANopen over industrial fieldbus. IC Role / Device Role / Timing Role: Central protocol translation engine with dual CAN, Ethernet MAC, and four UARTs handling concurrent serial and network traffic. Use Value: Eliminates external bridge ICs; 256 kB flash stores multiple protocol stacks; 70 GPIO support discrete I/O mapping for status LEDs and control signals. | Use Scenario: Aggregating patient vitals from serial-connected ECG, SpO₂, and NIBP modules into a secure Wi-Fi or Ethernet medical network. IC Role / Device Role / Timing Role: Real-time data concentrator with 10-bit ADC sampling sensor analog outputs and USB/UART bridging to host PC or cloud gateway. Use Value: Integrated 2 kB battery-backed SRAM preserves last-measurement timestamp during AC power loss; RTC ensures audit-trail compliance. |
| Embedded Communications Gateway | Multi-interface Industrial Controller |
Use Scenario: Edge node connecting legacy RS-232/RS-485 devices to modern IP networks in smart building or energy management systems. IC Role / Device Role / Timing Role: Dual-role controller running TCP/IP stack on Ethernet while managing UART-based metering and sensor polling. Use Value: 32 kB local SRAM buffers network packets; USB full-speed interface enables field firmware update via memory stick without JTAG. | Use Scenario: PLC-like controller managing motor drives (via PWM), temperature sensors (via ADC), and HMI displays (via I²C/SSP) in packaging machinery. IC Role / Device Role / Timing Role: Deterministic real-time controller with 4× 32-bit timers, 6-channel PWM, and edge-sensitive GPIO interrupts for encoder feedback. Use Value: VIC supports <1 μs interrupt latency; 70 GPIO with configurable pull-ups/downs simplify direct connection to limit switches and solenoids. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC2368FBD100 | 512 kB flash, 512 kB total RAM (32+16+8), USB + SD/MMC support | Required for larger protocol stacks or local data logging with SD card | Select when >256 kB flash or SD/MMC interface is mandatory; same pinout and peripheral set. |
| LPC2468FBD208 | ARM7 core at 72 MHz, 512 kB flash, 96 kB SRAM, 208-pin LQFP, added LCD controller and EMC | Suitable for HMI-integrated gateways requiring display output or external SDRAM | Choose for expanded memory or display interface needs; not pin-compatible - requires PCB redesign. |
Compared with LPC2368FBD100, LPC2366FBD100 offers identical peripheral integration and pinout but halves flash and omits SD/MMC, reducing cost and footprint for fixed-function gateways. Versus LPC2468FBD208, it trades pin count and external memory support for lower complexity and thermal profile in space-constrained designs.
Availability
LPC2366FBD100 is available at Aetrix Electronics and suitable for industrial protocol converters, medical data gateways, and embedded communications systems requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant manufacturing.
Supply support for LPC2366FBD100 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC2300 series - including LPC2366FBD100 - was designed for high-integration embedded control applications demanding rich serial connectivity, real-time performance, and industrial-grade reliability in a single-chip solution.
FAQ
What is the maximum operating frequency of the LPC2366FBD100?
The LPC2366FBD100 operates at a maximum CPU clock frequency of 72 MHz, achieved via its on-chip PLL driven by the main oscillator (1–24 MHz crystal) or internal 4 MHz RC oscillator. This frequency applies to both 32-bit ARM and 16-bit Thumb instruction execution modes, with performance optimized for real-time interrupt handling and DSP routines.
Does the LPC2366FBD100 support USB device functionality?
Yes, the LPC2366FBD100 integrates a USB 2.0 full-speed device controller with on-chip PHY and 4 kB of dedicated endpoint RAM. It supports control, interrupt, bulk, and isochronous transfer types. The USB interface is accessible via pins P0[29]/USB_D+ and P0[30]/USB_D−, and requires VBUS monitoring on P1[30] for proper enumeration.
How many CAN interfaces does the LPC2366FBD100 include?
The LPC2366FBD100 includes two CAN 2.0B-compliant controllers, designated CAN1 and CAN2. These are accessible via dedicated pins: CAN1 uses P0[0]/RD1 and P0[1]/TD1; CAN2 uses P0[4]/RD2 and P0[5]/TD2. Both controllers support standard and extended frame formats and programmable bit timing.
What type of package is used for the LPC2366FBD100?
The LPC2366FBD100 is housed in a plastic low-profile quad flat package (LQFP100) with 100 leads, 14 mm × 14 mm body size, and 0.5 mm lead pitch (SOT407-1). This RoHS-compliant package supports standard surface-mount assembly and provides mechanical and thermal characteristics suitable for industrial environments.
Is the LPC2366FBD100 pin-compatible with other LPC23xx family members?
Yes, the LPC2366FBD100 shares identical LQFP100 pinout and peripheral register mapping with LPC2364FBD100, LPC2365FBD100, LPC2367FBD100, and LPC2368FBD100. This enables hardware reuse across variants differing only in flash/RAM size and feature enablement (e.g., USB, SD/MMC), simplifying design scalability and migration paths.
LPC2366FBD100,551 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LQFP
- Series:
- LPC2300
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- ARM7®
- Core Size:
- 16/32-Bit
- Speed:
- 72MHz
- Connectivity:
- CANbus, Ethernet, I2C, Microwire, SPI, SSI, SSP, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 70
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 58K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 3.6V
- Data Converters:
- A/D 6x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC2366FBD100,551 FAQ
1.How can I place an order for LPC2366FBD100,551 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC2366FBD100,551 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC2366FBD100,551 reliable?
The price and inventory of LPC2366FBD100,551 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC2366FBD100,551 is usually 5 days.
3.What payment methods are accepted for LPC2366FBD100,551?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC2366FBD100,551 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC2366FBD100,551?
LPC2366FBD100,551 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC2366FBD100,551 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC2366FBD100,551?
For technical support, including LPC2366FBD100,551 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC2366FBD100,551 requirements.
6.How does Aetrix verify that LPC2366FBD100,551 is sourced from the original manufacturer or authorized distributors?
All LPC2366FBD100,551 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC2366FBD100,551 meets industry standards.
7.What is the process for return or replacement of LPC2366FBD100,551?
All LPC2366FBD100,551 units undergo pre-shipment inspection (PSI). If there is an issue with LPC2366FBD100,551, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC2366FBD100,551 part is unused and in its original packaging.
Return procedure for LPC2366FBD100,551:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC2366FBD100,551 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

