NXP Semiconductors LPC2367FD100551
- Part No.:
- LPC2367FD100551
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- -
- Datasheet:
-
LPC2367FD100551.pdf
- Description:
- LPC2300 - ARM7, 32-BIT RISC MICR
- Quantity:
- Payment:

- Shipping:

Inventory:4,375
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC2367FD100551 from NXP Semiconductors is a 32-bit ARM7TDMI-S microcontroller with 512 kB flash, 32 kB local SRAM, 16 kB Ethernet SRAM, and 8 kB USB/general-purpose SRAM, operating up to 72 MHz. It integrates Ethernet MAC (RMII), SD/MMC interface, four UARTs, three I²C buses, two SSPs, SPI, I²S, 10-bit ADC (6-channel), 10-bit DAC, PWM, RTC, and 70 GPIO pins - deployed in industrial protocol converters and communication gateways.
For engineers reviewing the LPC2367FD100551 datasheet, LPC2367FD100551 pinout, LPC2367FD100551 application, or LPC2367FD100551 equivalent, key selection criteria include RMII Ethernet support, SD/MMC host capability, absence of USB and CAN peripherals, 512 kB flash density, and LQFP100 package compatibility with legacy LPC23xx designs.
Technical Context
The LPC2367FD100551 implements a dual-AHB bus architecture separating Ethernet DMA, program execution, and peripheral access to eliminate bus contention. Its ARM7TDMI-S core supports both 32-bit ARM and 16-bit Thumb instruction sets, enabling up to 30 % performance gain in interrupt service routines versus Thumb mode.
It features an Advanced Vectored Interrupt Controller (VIC) supporting 32 vectored interrupts, a General Purpose DMA controller (GPDMA) servicing SSP, I²S, and SD/MMC interfaces, and independent power domains for fine-grained power management across Ethernet, USB, and real-time subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM7TDMI-S, 32-bit/16-bit dual-mode, up to 72 MHz clock - enables high-performance real-time control with code-size efficiency. |
| Flash Memory | 512 kB on-chip flash on ARM local bus - supports ISP/IAP and delivers zero-wait-state execution at full speed. |
| SRAM | 32 kB local SRAM + 16 kB Ethernet SRAM + 8 kB GP/USB SRAM + 2 kB battery-backed RTC RAM - enables concurrent Ethernet buffering, USB data movement, and low-power retention. |
| ADC/DAC | 10-bit ADC with 6 input channels; 10-bit DAC output - suitable for sensor signal acquisition and analog actuator control in industrial systems. |
| Serial Interfaces | Ethernet MAC (RMII), SD/MMC host, 4× UARTs, 3× I²C, 2× SSP, SPI, I²S - provides native bridging between wired networks, memory cards, and legacy serial fieldbus devices. |
| Timers & PWM | 4× 32-bit general-purpose timers (8 capture/10 compare), 1× PWM block with 3-phase motor control support - meets precise timing and motor drive requirements in automation. |
| GPIO & Interrupts | 70 GPIO pins with configurable pull-up/down; 12 external interrupt-capable pins (including all Port 0/2 pins) - enables flexible peripheral interfacing and fast event response in embedded control. |
Pinout & Package
LPC2367FD100551 uses a plastic LQFP100 package (14 × 14 × 1.4 mm, SOT407-1) with 100 leads and exposed thermal pad. Pin functions are multiplexed via the Pin Connect Block, supporting dynamic peripheral assignment without hardware redesign.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0[29]/USB_D+ | USB differential data line | Not functional - LPC2367 lacks USB PHY and device controller; pin repurposed as GPIO or alternate function. |
| P0[30]/USB_D− | USB differential data line | Not functional - unused in LPC2367; available as general-purpose I/O or secondary peripheral function. |
| P1[0]/ENET_TXD0 | Ethernet transmit data bit 0 | Drives RMII-compliant Ethernet PHY; requires matched trace length and 50 Ω termination for signal integrity. |
| P1[4]/ENET_TX_EN | Ethernet transmit enable | Active-high strobe synchronizing TXD[1:0] and TX_ER during frame transmission. |
| P0[19]/MCICLK | SD/MMC clock output | Configurable 0–25 MHz clock driving SD card or eMMC; supports open-drain mode for multi-drop bus operation. |
| P0[20]/MCICMD | SD/MMC command line | Bi-directional command/data line for SD protocol; requires 10 kΩ pull-up resistor per SD specification. |
| P0[21]/MCIPWR | SD/MMC power control | Open-drain output enabling external LDO or load switch for SD card VCC; supports hot-plug detection. |
| P0[22]/MCIDAT0 | SD/MMC data line 0 | Primary data lane for 1-bit SD mode; used with MCIDAT[1:3] for 4-bit wide transfers. |
Key Features
| Feature | Design Value |
|---|---|
| Dual AHB bus architecture | Enables simultaneous Ethernet DMA, flash execution, and peripheral access without arbitration delay or bandwidth contention. |
| SD/MMC host interface | Full compliance with SD 2.0 and MMC 4.2 standards; supports high-speed mode (up to 25 MHz) and 4-bit data transfer. |
| RMII Ethernet interface | Reduces pin count and PCB complexity vs MII; supports 10/100 Mbps operation with integrated MAC and DMA offload. |
| 70 GPIO with interrupt capability | 12 pins support edge/level-sensitive interrupts directly into VIC; eliminates need for external interrupt expanders in I/O-dense systems. |
| Battery-backed 2 kB RTC RAM | Maintains critical configuration and timestamp data during main power loss; powered independently via VBAT pin. |
Applications
| Industrial Protocol Converter | Smart Energy Gateway |
|---|---|
Use Scenario: Translating Modbus RTU over RS-485 to Ethernet/IP for legacy PLC integration into IIoT platforms. IC Role / Device Role / Timing Role: Central protocol translation engine with UART-to-Ethernet bridging, real-time packet scheduling, and deterministic latency control. Use Value: Eliminates external FPGA or dual-processor solutions by integrating RMII Ethernet, multiple UARTs, and 512 kB flash for firmware+protocol stacks in one chip. | Use Scenario: Aggregating metering data from RS-485-connected smart meters and storing logs on SD card before uploading via Ethernet. IC Role / Device Role / Timing Role: Data concentrator with time-stamped logging, secure storage, and network handshaking using RTC and SD/MMC interface. Use Value: On-chip 2 kB battery-backed RAM preserves last-read timestamps and error logs during brownouts; SD/MMC interface enables field-upgradable firmware and long-term data archiving. |
| Medical Device Controller | Building Automation Node |
Use Scenario: Controlling infusion pump motors and monitoring pressure sensors while transmitting alerts over Ethernet to nursing station. IC Role / Device Role / Timing Role: Real-time safety-critical controller managing PWM-driven motor phases, ADC-sampled analog inputs, and Ethernet alarm reporting. Use Value: Integrated 10-bit DAC drives analog front-end circuits; 32-bit timers with capture inputs precisely monitor encoder feedback; RMII ensures timely alert delivery. | Use Scenario: Managing HVAC zone actuators and environmental sensors (temp/humidity) while communicating with BACnet/IP backbone. IC Role / Device Role / Timing Role: Edge node processor handling sensor polling, PID loop execution, and BACnet/IP stack over Ethernet MAC. Use Value: Dual AHB allows concurrent sensor data acquisition (via ADC/GPDMA) and Ethernet packet processing without CPU starvation or jitter. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC2368FBD100 | Includes USB 2.0 full-speed device + 4 kB FIFO and dual CAN channels; same 512 kB flash and SD/MMC support. | Required where USB device connectivity (e.g., CDC ACM virtual COM port) or CAN bus interfacing is needed. | Select LPC2368FBD100 if USB or CAN functionality is mandatory; LPC2367FD100551 is optimal when those peripherals are unused and cost/power optimization is prioritized. |
| LPC2468FBD208 | ARM7-based successor with 512 kB flash, 96 kB SRAM, external memory interface, and enhanced peripherals including LCD controller and audio codec interface. | Suitable for next-generation designs requiring higher memory bandwidth, color display support, or audio I/O not present in LPC2367. | Choose LPC2468FBD208 for new designs needing expanded memory, multimedia features, or future-proofing; LPC2367FD100551 remains ideal for cost-sensitive, pin-compatible upgrades of existing LPC23xx deployments. |
Compared with LPC2368FBD100, LPC2367FD100551 removes USB/CAN to reduce silicon area and dynamic power, making it more suitable for Ethernet-only gateways; versus LPC2468FBD208, it offers identical core performance and peripheral set at lower BOM cost and smaller footprint, but lacks external bus and multimedia extensions.
Availability
LPC2367FD100551 is available at Aetrix Electronics and suitable for industrial protocol converters, smart energy gateways, medical device controllers, and building automation nodes requiring stable component supply, long-term lifecycle assurance, and drop-in compatibility with existing LPC23xx designs.
Supply support for LPC2367FD100551 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC23xx family was designed specifically for high-integration embedded control applications demanding rich serial connectivity, deterministic real-time performance, and robust industrial temperature operation - targeting protocol conversion, gateway, and automation equipment.
FAQ
Does LPC2367FD100551 support USB device functionality?
No, LPC2367FD100551 does not include a USB physical layer (PHY) or USB device controller. Although pins P0[29] and P0[30] retain USB_D+ and USB_D− labels for package compatibility, these signals are unconnected internally. The LPC2367 variant explicitly omits USB hardware, unlike LPC2364/66/68. Designers requiring USB must select LPC2368FBD100 or migrate to newer families.
What is the maximum operating frequency of LPC2367FD100551?
LPC2367FD100551 operates at a maximum CPU clock frequency of 72 MHz, achieved via its on-chip PLL driven by the main oscillator (1–24 MHz crystal), internal RC oscillator (4 MHz, ±1 %), or RTC oscillator. This frequency is sustained across the full industrial temperature range (−40 °C to +85 °C) under 3.3 V supply conditions.
Does LPC2367FD100551 include CAN bus controllers?
No, LPC2367FD100551 does not integrate CAN controllers. CAN functionality is only present in LPC2364/66/68 variants. The LPC2367 data sheet explicitly lists "CAN" as "–" in Table 2 (Ordering Options), confirming its omission. Designers requiring CAN must use LPC2368FBD100 or evaluate alternative microcontrollers with dual-CAN support.
What package type is used for LPC2367FD100551?
LPC2367FD100551 uses a plastic low-profile quad flat package (LQFP100) with 100 leads, body dimensions 14 × 14 × 1.4 mm (SOT407-1). It features an exposed thermal pad on the underside for improved heat dissipation and is compatible with standard LQFP100 PCB footprints and reflow profiles.
Is SD/MMC interface supported on LPC2367FD100551?
Yes, LPC2367FD100551 fully supports SD/MMC host interface functionality, including SD 2.0 and MMC 4.2 compliance, 1-bit and 4-bit data modes, and high-speed clocking up to 25 MHz. Pins P0[19] (MCICLK), P0[20] (MCICMD), P0[21] (MCIPWR), and P0[22]/P0[23]/P0[24]/P0[25] (MCIDAT[0:3]) are dedicated to this interface and operate independently of USB or CAN modules.
LPC2367FD100551 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- -
- Series:
- *
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- -
- Core Size:
- -
- Speed:
- -
- Connectivity:
- -
- Peripherals:
- -
- Number of I/O:
- -
- Program Memory Size:
- -
- Program Memory Type:
- -
- EEPROM Size:
- -
- RAM Size:
- -
- Voltage - Supply (Vcc/Vdd):
- -
- Data Converters:
- -
- Oscillator Type:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
LPC2367FD100551 FAQ
1.How can I place an order for LPC2367FD100551 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC2367FD100551 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC2367FD100551 reliable?
The price and inventory of LPC2367FD100551 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC2367FD100551 is usually 5 days.
3.What payment methods are accepted for LPC2367FD100551?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC2367FD100551 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC2367FD100551?
LPC2367FD100551 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC2367FD100551 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC2367FD100551?
For technical support, including LPC2367FD100551 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC2367FD100551 requirements.
6.How does Aetrix verify that LPC2367FD100551 is sourced from the original manufacturer or authorized distributors?
All LPC2367FD100551 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC2367FD100551 meets industry standards.
7.What is the process for return or replacement of LPC2367FD100551?
All LPC2367FD100551 units undergo pre-shipment inspection (PSI). If there is an issue with LPC2367FD100551, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC2367FD100551 part is unused and in its original packaging.
Return procedure for LPC2367FD100551:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC2367FD100551 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

