NXP Semiconductors LPC2368FBD100K
- Part No.:
- LPC2368FBD100K
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
LPC2368FBD100K.pdf
- Description:
- IC MCU 16/32B 512KB FLSH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:398
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC2368FBD100K from NXP Semiconductors is a 32-bit ARM7TDMI-S microcontroller operating at up to 72 MHz, featuring 512 kB flash, 32 kB local SRAM, 16 kB Ethernet SRAM, and 8 kB USB/general-purpose SRAM. It integrates dual CAN channels, USB 2.0 full-speed device with on-chip PHY, 10/100 Ethernet MAC with RMII, four UARTs, three I²C interfaces, two SSPs, SPI, I²S, 10-bit ADC (6-channel), 10-bit DAC, and 70 GPIO pins - deployed in industrial protocol gateways and medical communication systems.
For engineers reviewing the LPC2368FBD100K datasheet, LPC2368FBD100K pinout, LPC2368FBD100K application, or LPC2368FBD100K equivalent, key selection criteria include dual-CAN + USB + Ethernet coexistence, RMII interface support, 512 kB flash with ISP/IAP, 72 MHz real-time execution, and LQFP100 package compatibility with industrial temperature range (−40 °C to +85 °C).
Technical Context
The LPC2368FBD100K implements a dual-AHB architecture separating Ethernet DMA, USB DMA, and CPU instruction fetch to eliminate bus contention. Its Advanced Vectored Interrupt Controller supports 32 vectored interrupts with prioritization, enabling deterministic response in real-time control loops.
It features a General Purpose DMA controller accessible by SSP, I²S, SD/MMC, and memory-to-memory transfers, alongside a dedicated 16 kB AHB-resident SRAM for Ethernet buffering and separate 8 kB SRAM accessible by both USB and DMA - ensuring concurrent high-bandwidth peripheral operation without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM7TDMI-S, 32-bit RISC, executes 32-bit instructions at up to 72 MHz with Thumb mode option for code density reduction. |
| Flash Memory | 512 kB on-chip flash with ISP and IAP support - enables field firmware updates without external programmer. |
| SRAM Configuration | 32 kB local bus SRAM (high-speed CPU access), 16 kB Ethernet-dedicated SRAM, 8 kB USB/general-purpose SRAM, 2 kB battery-backed RTC SRAM. |
| Serial Interfaces | Dual CAN 2.0B controllers, USB 2.0 full-speed device with integrated PHY and 4 kB endpoint RAM, 10/100 Ethernet MAC with RMII, four UARTs with FIFO and fractional baud rate generation. |
| Analog Peripherals | 10-bit ADC with six input channels (AD0[0]–AD0[5]), 10-bit DAC (AOUT), supporting sensor interfacing and analog output control. |
| Timers & PWM | Four 32-bit general-purpose timers (8 capture, 10 compare), one PWM/timer block with six outputs and three-phase motor control support. |
| Package & Temp Range | LQFP100 (14 × 14 × 1.4 mm, SOT407-1), −40 °C to +85 °C industrial temperature grade. |
Pinout & Package
Package: LQFP100 (plastic low profile quad flat package; 100 leads; body 14 × 14 × 1.4 mm, SOT407-1). Pin functions are configurable via the Pin Connect Block; all 100 pins support multiple alternate functions including Ethernet, USB, CAN, UART, I²C, SSP, SPI, I²S, ADC, DAC, PWM, and trace/debug signals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0[29]/USB_D+ | USB differential data line | Bi-directional D+ signal for USB 2.0 full-speed device interface; requires 1.5 kΩ pull-up resistor for device enumeration. |
| P0[30]/USB_D− | USB differential data line | Bi-directional D− signal for USB 2.0 full-speed device interface; routed with matched length and impedance control for signal integrity. |
| P1[0]/ENET_TXD0 | Ethernet transmit data bit 0 | Part of RMII 2-bit parallel TX data path; must be routed with controlled impedance and length-matched to ENET_TXD1 and ENET_TX_EN. |
| P1[1]/ENET_TXD1 | Ethernet transmit data bit 1 | Second RMII TX data line; paired with P1[0] and P1[4] for minimal skew in 10/100 Mbps Ethernet transmission. |
| P1[4]/ENET_TX_EN | Ethernet transmit enable | Active-high strobe indicating valid TX data on ENET_TXD0/1; critical timing reference for PHY synchronization. |
| P1[9]/ENET_RXD0 | Ethernet receive data bit 0 | RMII 2-bit RX data line; sampled synchronously with ENET_REF_CLK; requires tight length matching to P1[10]. |
| P1[10]/ENET_RXD1 | Ethernet receive data bit 1 | Second RMII RX data line; used with P1[9] and P1[15] for full-duplex 10/100 Mbps reception. |
| P1[15]/ENET_REF_CLK | Ethernet reference clock input | 50 MHz clock input from external PHY; drives internal Ethernet logic and must meet jitter and duty-cycle specs per IEEE 802.3u. |
| P0[26]/AOUT | Analog output | 10-bit DAC voltage output (0 V to VREF); buffered, rail-to-rail capable; used for analog waveform generation or control voltage setting. |
| P0[23]–P0[26]/AD0[0]–AD0[3] | Analog inputs | Four of six 10-bit ADC input channels; support single-ended sampling with programmable gain and burst mode for multi-channel acquisition. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-AHB bus architecture | Enables simultaneous Ethernet DMA, USB DMA, and CPU flash execution without arbitration delay or performance penalty. |
| RMII-compliant Ethernet MAC | Reduces PHY interface pin count to 9 signals (vs. MII's 16), simplifying PCB layout and lowering BOM cost for 10/100 Mbps connectivity. |
| USB 2.0 full-speed device with on-chip PHY | Eliminates need for external transceiver; includes 4 kB endpoint RAM and dedicated DMA channel for zero-CPU packet handling. |
| Configurable pin function mapping | Per-pin multiplexing via Pin Connect Block allows dynamic assignment of peripherals (e.g., UART0 on P0[2]/P0[3] or P2[0]/P2[1]) to optimize board routing. |
| Battery-backed 2 kB RTC SRAM | Maintains critical configuration or log data during main power loss; powered independently via VBAT pin for true non-volatility. |
| Real-time debug & trace | Includes ARM JTAG interface and Emulation Trace Module supporting real-time instruction and data trace over dedicated pins (TRACECLK, TRACESYNC, TRACEPKT[0:3]). |
Applications
| Industrial Protocol Gateway | Medical Data Aggregator |
|---|---|
Use Scenario: Translates Modbus RTU over RS-485 to EtherNet/IP or CANopen over dual CAN buses in factory automation. IC Role / Device Role / Timing Role: Central protocol conversion engine with deterministic interrupt latency for time-critical fieldbus responses. Use Value: Dual CAN + Ethernet + USB coexistence enables bridging legacy fieldbuses to modern networks without external bridge ICs. | Use Scenario: Collects ECG, SpO₂, and temperature sensor data in portable patient monitors and forwards via USB or Ethernet to central nursing station. IC Role / Device Role / Timing Role: Real-time sensor hub with synchronized 10-bit ADC sampling and low-jitter USB streaming. Use Value: Integrated 10-bit ADC (6-channel), 10-bit DAC, and USB full-speed reduce component count and improve signal chain accuracy. |
| Communications Gateway | Embedded Control System |
Use Scenario: Manages serial-to-Ethernet conversion for legacy SCADA devices using four UARTs, Ethernet MAC, and TCP/IP stack. IC Role / Device Role / Timing Role: Multi-interface host processor running lightweight TCP/IP stack with hardware-accelerated checksum and DMA offload. Use Value: 32 kB local SRAM and dual-AHB architecture sustain concurrent UART buffering, Ethernet packet processing, and application execution. | Use Scenario: Controls HVAC actuators and monitors environmental sensors in building management systems using PWM, GPIO, and ADC. IC Role / Device Role / Timing Role: Deterministic real-time controller with six PWM outputs, 70 GPIO, and four 32-bit timers for precise actuator sequencing. Use Value: Six-channel PWM with dead-time insertion and three-phase motor control logic replaces external motor driver ICs in fan/pump drives. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC2468FBD208 | 208-pin LQFP, 512 kB flash, 96 kB SRAM, added LCD controller, external memory interface, no USB device PHY (requires external transceiver) | Targeted at HMI and display-intensive applications; lacks integrated USB PHY and has larger footprint | Select when display interface or external SDRAM is required; not drop-in due to pin count, package, and USB architecture differences |
| LPC1769FBD208 | Cortex-M3 core, 512 kB flash, 64 kB SRAM, USB 2.0 full-speed device with PHY, Ethernet MAC, but no CAN controllers | Higher performance (100 MHz), no CAN support; targets USB/Ethernet-only edge nodes without fieldbus requirements | Choose for Cortex-M3 software ecosystem and higher CPU throughput; unsuitable where dual CAN is mandatory |
Compared with LPC2468FBD208 and LPC1769FBD208, the LPC2368FBD100K uniquely delivers dual CAN, USB full-speed with integrated PHY, and Ethernet in a compact 100-pin LQFP - making it optimal for space-constrained industrial gateways requiring native fieldbus and PC connectivity.
Availability
LPC2368FBD100K is available at Aetrix Electronics and suitable for industrial protocol gateways, medical data aggregators, and embedded control systems requiring stable component supply, long-term lifecycle assurance, and qualified sourcing for production ramp.
Supply support for LPC2368FBD100K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The LPC2300 series, including the LPC2368FBD100K, was designed specifically for high-integration communication gateway and protocol converter applications requiring ARM7 real-time performance, multi-serial interface concurrency, and industrial-grade reliability.
FAQ
What is the maximum operating frequency of the LPC2368FBD100K?
The LPC2368FBD100K operates at a maximum CPU clock frequency of 72 MHz, achieved via its on-chip PLL that accepts input from the main oscillator (1–24 MHz crystal), internal 4 MHz RC oscillator, or RTC oscillator. This frequency is sustained across the full industrial temperature range (−40 °C to +85 °C) and supports deterministic real-time execution for industrial control tasks.
Does the LPC2368FBD100K include an integrated USB physical layer?
Yes, the LPC2368FBD100K includes a fully integrated USB 2.0 full-speed (12 Mbps) physical layer (PHY) and 4 kB of on-chip endpoint RAM. This eliminates the need for an external USB transceiver and enables direct connection to USB connectors with only standard ESD protection components - confirmed in Section 2 "Features and benefits" and Table 2 "Ordering options" of the official datasheet.
How many CAN interfaces does the LPC2368FBD100K support?
The LPC2368FBD100K supports two independent CAN 2.0B controllers, as explicitly stated in the General Description and verified in Table 2 "Ordering options", which lists "CAN" as "2" for this part number. Both controllers are accessible via Port 0 and Port 1 pins (e.g., RD1/TD1 and RD2/TD2) and operate concurrently with Ethernet and USB.
What type of package is used for the LPC2368FBD100K?
The LPC2368FBD100K uses a plastic low-profile quad flat package (LQFP100) with 100 leads and dimensions of 14 × 14 × 1.4 mm (package code SOT407-1). This is confirmed in Table 1 "Ordering information" and applies specifically to the "FBD" suffix variant, distinguishing it from the TFBGA100 ("FET") version.
Is the LPC2368FBD100K compatible with the ARM JTAG debug interface?
Yes, the LPC2368FBD100K provides full ARM-standard JTAG test/debug interface (TCK, TMS, TDI, TDO, TRST, RTCK) compliant with existing ARM development tools. It also includes an Emulation Trace Module for real-time instruction and data trace, as documented in Section 2 "Features and benefits" and Figure 1 "Block diagram".
LPC2368FBD100K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LQFP
- Series:
- LPC2300
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM7®
- Core Size:
- 16/32-Bit
- Speed:
- 72MHz
- Connectivity:
- CANbus, Ethernet, I2C, Microwire, Memory Card, SPI, SSI, SSP, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 70
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 58K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 3.6V
- Data Converters:
- A/D 6x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC2368FBD100K FAQ
1.How can I place an order for LPC2368FBD100K through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC2368FBD100K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC2368FBD100K reliable?
The price and inventory of LPC2368FBD100K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC2368FBD100K is usually 5 days.
3.What payment methods are accepted for LPC2368FBD100K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC2368FBD100K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC2368FBD100K?
LPC2368FBD100K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC2368FBD100K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC2368FBD100K?
For technical support, including LPC2368FBD100K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC2368FBD100K requirements.
6.How does Aetrix verify that LPC2368FBD100K is sourced from the original manufacturer or authorized distributors?
All LPC2368FBD100K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC2368FBD100K meets industry standards.
7.What is the process for return or replacement of LPC2368FBD100K?
All LPC2368FBD100K units undergo pre-shipment inspection (PSI). If there is an issue with LPC2368FBD100K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC2368FBD100K part is unused and in its original packaging.
Return procedure for LPC2368FBD100K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC2368FBD100K Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

