NXP Semiconductors LPC2387FBD100,551
- Part No.:
- LPC2387FBD100,551
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
LPC2387FBD100,551.pdf
- Description:
- IC MCU 16/32B 512KB FLSH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,225
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC2387FBD100 from NXP Semiconductors is a 32-bit ARM7TDMI-S microcontroller operating at up to 72 MHz, integrating 512 kB flash, 64 kB local bus SRAM, dual CAN channels, 10/100 Ethernet MAC with RMII, USB 2.0 device/host/OTG with on-chip PHY, and 10-bit ADC/DAC. It serves as a communication gateway controller in industrial protocol conversion systems requiring concurrent high-speed serial interfaces and deterministic real-time response.
For engineers reviewing the LPC2387FBD100 datasheet, LPC2387FBD100 pinout, LPC2387FBD100 application, or LPC2387FBD100 equivalent, key selection considerations include its dual AHB architecture enabling simultaneous Ethernet DMA, USB DMA, and flash execution; 70 GPIO pins with 12 external interrupt-capable inputs; and support for RMII, SD/MMC, I2S, and three I²C buses - all in a 100-pin LQFP package.
Technical Context
The LPC2387FBD100 implements an ARM7TDMI-S core with real-time emulation and a 128-bit wide memory interface, enabling full 32-bit instruction execution at 72 MHz while delivering up to 30% higher ISR performance than Thumb mode. Its dual Advanced High-performance Bus (AHB) system isolates Ethernet and USB DMA traffic from CPU program execution, eliminating bus contention.
Peripheral integration includes a dedicated AHB-resident Ethernet MAC with RMII support, USB 2.0 OTG with integrated PHY and 4 kB endpoint RAM, four UARTs with fractional baud rate generation, two independent CAN controllers, and a General Purpose DMA controller servicing SSP, I²S, and SD/MMC interfaces - all coordinated via an Advanced Vectored Interrupt Controller supporting 32 vectored IRQs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM7TDMI-S, 32-bit RISC, executes 32-bit code at up to 72 MHz with real-time trace support |
| Memory | 512 kB on-chip flash (ISP/IAP enabled), 64 kB local bus SRAM, 16 kB Ethernet SRAM, 16 kB USB/general-purpose SRAM, 2 kB RTC battery-backed SRAM |
| Connectivity | 10/100 Ethernet MAC with RMII interface, USB 2.0 device/host/OTG with on-chip PHY, 2× CAN 2.0B, 4× UARTs, 3× I²C, 2× SSP, SPI, I²S, SD/MMC |
| Analog Peripherals | 10-bit ADC with 6-channel multiplexing, 10-bit DAC output, RTC with separate power domain and oscillator |
| Timers & PWM | Four 32-bit general-purpose timers (8 capture, 10 compare), one PWM/timer block supporting three-phase motor control (6 outputs) |
| Power & Packaging | Single 3.3 V supply (3.0–3.6 V), four low-power modes, brownout detection, LQFP100 package (14 × 14 × 1.4 mm) |
| Interrupt System | Advanced Vectored Interrupt Controller (VIC) with 32 vectored IRQs; 12 GPIO pins support edge/level-sensitive external interrupts |
Pinout & Package
Package: LQFP100 (SOT407-1), 14 mm × 14 mm × 1.4 mm body, 0.5 mm lead pitch, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0[0]/RD1/TXD3/SDA1 | CAN1 RX / UART3 TX / I²C1 data | Multi-function pin supporting critical serial protocols simultaneously; enables shared pin usage across CAN, UART, and I²C without external logic |
| P1[0]–P1[17] | Ethernet RMII interface | Dedicated 8-pin RMII bus (TXD0/TXD1/TX_EN/CRS/RXD0/RXD1/RX_ER/REF_CLK) for minimal external PHY component count |
| P0[29]/P0[30] | USB D+/D− | Fully compliant USB 2.0 bidirectional differential pair; supports full-speed device operation without external transceiver |
| TCK/TDO/TDI/TMS/TRST/RTCK | JTAG debug interface | Standard 6-pin ARM JTAG port with RTCK for adaptive clocking; enables real-time emulation and trace debugging |
| RSTOUT | Reset status output | Active-low open-drain signal indicating internal reset state; available only in LQFP100 package for system-level reset monitoring |
Key Features
| Feature | Design Value |
|---|---|
| Dual AHB subsystem | Enables concurrent Ethernet DMA, USB DMA, and CPU flash execution without bus arbitration delay or throughput degradation |
| RMII Ethernet interface | Reduces external PHY pin count to 8 signals and eliminates need for MII's 16-bit data bus and 25 MHz clock |
| USB 2.0 OTG with on-chip PHY | Eliminates external transceiver; supports device, host, and OTG roles using single USB port with SoftConnect capability |
| 70 GPIO with pin muxing | Per-pin function selection via Pin Connect Block allows dynamic reassignment of peripherals to optimize PCB layout and routing |
| RTC with 2 kB battery SRAM | Retains timekeeping and critical data during main power loss using dedicated VBAT supply pin |
Applications
| Industrial Protocol Converter | Medical Data Gateway |
|---|---|
Use Scenario: Translating Modbus RTU over RS-485 to EtherNet/IP or CANopen over industrial fieldbus. IC Role / Device Role / Timing Role: Central protocol translation engine with deterministic UART/CAN/Ethernet scheduling and timestamped packet handling. Use Value: Eliminates need for dual-MCU architectures by integrating all required serial stacks and real-time packet buffering in one chip. | Use Scenario: Aggregating sensor data from multiple analog and digital medical devices (ECG, SpO₂, temperature) into a unified USB or Ethernet stream. IC Role / Device Role / Timing Role: Real-time data concentrator with synchronized 10-bit ADC sampling, USB HID/COM-class streaming, and battery-backed event logging. Use Value: Meets IEC 60601-1 timing safety requirements via hardware RTC, watchdog, and brownout detection with no external supervisors. |
| Smart Energy Gateway | Embedded Network Appliance |
Use Scenario: Connecting legacy AMR meters (via RS-485) to cellular or Wi-Fi backhaul using TCP/IP over Ethernet or USB CDC. IC Role / Device Role / Timing Role: Dual-role network bridge with Ethernet MAC + USB device stack, supporting firmware updates via both interfaces. Use Value: Leverages 512 kB flash and IAP to enable field-upgradable protocol stacks without bootloader reflash. | Use Scenario: Low-cost network-attached storage controller or print server managing SD/MMC storage and USB peripherals. IC Role / Device Role / Timing Role: Host controller for SD/MMC cards and USB mass storage devices, with DMA-accelerated data transfers between interfaces. Use Value: GPDMA enables zero-CPU-overhead SD/MMC ↔ USB data movement, freeing CPU for TCP/IP stack processing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC2478FBD208 | 208-pin LQFP, 512 kB flash, 96 kB SRAM, adds LCD controller and external memory bus; no USB OTG PHY | Better suited for HMI-integrated gateways requiring display output; lacks integrated USB transceiver | Select when external memory expansion or TFT-LCD interface is required; avoid if USB OTG device functionality is mandatory |
| LPC1788FBD208 | Cortex-M3 core (120 MHz), 512 kB flash, 64 kB SRAM, USB 2.0 OTG with PHY, Ethernet MAC, but no CAN or 10-bit DAC | Higher CPU performance and lower power, but missing dual CAN and analog DAC needed for legacy industrial fieldbus bridging | Prefer for new designs prioritizing energy efficiency and Cortex ecosystem; retain LPC2387FBD100 when CAN 2.0B and DAC coexistence are essential |
Compared with LPC2478FBD208 and LPC1788FBD208, the LPC2387FBD100 uniquely combines ARM7 real-time determinism, dual CAN, integrated USB OTG PHY, and 10-bit DAC in a 100-pin footprint - making it irreplaceable for compact, cost-sensitive protocol converters requiring analog I/O and legacy bus support.
Availability
LPC2387FBD100 is available at Aetrix Electronics and suitable for industrial protocol converters, medical data gateways, smart energy metering systems, and embedded network appliances requiring stable component supply across extended product lifecycles.
Supply support for LPC2387FBD100 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in ARM-based microcontrollers and mixed-signal integration.
The LPC2300 series - including the LPC2387FBD100 - was designed specifically for high-integration communication gateway applications demanding concurrent Ethernet, USB, CAN, and multiple serial protocols in resource-constrained industrial environments.
FAQ
What is the maximum operating frequency of the LPC2387FBD100?
The LPC2387FBD100 operates at a maximum CPU clock frequency of 72 MHz, achieved via its on-chip PLL driven by the main oscillator, internal RC oscillator, or RTC oscillator. This frequency is sustained across the full industrial temperature range (−40 °C to +85 °C) and supports deterministic real-time execution of Ethernet and USB protocol stacks without throttling.
Does the LPC2387FBD100 include an integrated USB transceiver?
Yes, the LPC2387FBD100 integrates a full-speed USB 2.0 transceiver with on-chip PHY, supporting device, host, and OTG roles. It requires no external USB transceiver IC and provides dedicated pins (P0[29]/P0[30]) for D+/D−, along with USB_PPWR1, USB_RCV1, and USB_INT1 signals for OTG functionality - all managed natively by the LPC2387FBD100's USB controller.
How many CAN interfaces does the LPC2387FBD100 support, and what version?
The LPC2387FBD100 supports two independent CAN 2.0B controllers, each with full CAN protocol compliance including identifier masking, message filtering, and error handling. CAN1 and CAN2 are implemented as separate peripheral blocks with dedicated receive (RD1/RD2) and transmit (TD1/TD2) pins mapped to Port 0, enabling simultaneous operation on two distinct CAN networks.
What type of Ethernet interface is provided on the LPC2387FBD100?
The LPC2387FBD100 features a 10/100 Ethernet MAC with Reduced Media Independent Interface (RMII), requiring only eight external signals (TXD0/TXD1/TX_EN/CRS/RXD0/RXD1/RX_ER/REF_CLK). It does not include a physical layer (PHY); an external RMII-compliant PHY (e.g., DP83848) must be used, but the MAC handles all frame assembly, checksum calculation, and DMA-managed buffer management internally.
Is the LPC2387FBD100 pin-compatible with other members of the LPC2300 family?
No, the LPC2387FBD100 is not pin-compatible with other LPC2300 variants such as the LPC2368 or LPC2378, due to differences in peripheral mapping, pinmux configuration, and package-specific signals like RSTOUT (available only in the LQFP100 variant). While functional overlap exists in flash size and peripheral sets, PCB layout must be designed specifically for the LPC2387FBD100's 100-pin LQFP pinout and signal assignments.
LPC2387FBD100,551 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LQFP
- Series:
- LPC2300
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- ARM7®
- Core Size:
- 16/32-Bit
- Speed:
- 72MHz
- Connectivity:
- CANbus, Ethernet, I2C, Microwire, Memory Card, SPI, SSI, SSP, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 70
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 98K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 3.6V
- Data Converters:
- A/D 6x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC2387FBD100,551 FAQ
1.How can I place an order for LPC2387FBD100,551 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC2387FBD100,551 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC2387FBD100,551 reliable?
The price and inventory of LPC2387FBD100,551 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC2387FBD100,551 is usually 5 days.
3.What payment methods are accepted for LPC2387FBD100,551?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC2387FBD100,551 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC2387FBD100,551?
LPC2387FBD100,551 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC2387FBD100,551 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC2387FBD100,551?
For technical support, including LPC2387FBD100,551 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC2387FBD100,551 requirements.
6.How does Aetrix verify that LPC2387FBD100,551 is sourced from the original manufacturer or authorized distributors?
All LPC2387FBD100,551 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC2387FBD100,551 meets industry standards.
7.What is the process for return or replacement of LPC2387FBD100,551?
All LPC2387FBD100,551 units undergo pre-shipment inspection (PSI). If there is an issue with LPC2387FBD100,551, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC2387FBD100,551 part is unused and in its original packaging.
Return procedure for LPC2387FBD100,551:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC2387FBD100,551 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

