My Inquiry
My Account
NXP Semiconductors LPC2387FBD100K
- Part No.:
- LPC2387FBD100K
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
LPC2387FBD100K.pdf
- Description:
- IC MCU 16/32B 512KB FLSH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:425
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC2387FBD100K from NXP Semiconductors is a 32-bit ARM7TDMI-S microcontroller operating at up to 72 MHz, integrating 512 kB flash, 64 kB local bus SRAM, dual CAN channels, 10/100 Ethernet MAC with RMII, USB 2.0 device/host/OTG with on-chip PHY, and 10-bit ADC/DAC - deployed in industrial protocol gateways requiring deterministic serial bridging and real-time control.
For engineers reviewing the LPC2387FBD100K datasheet, LPC2387FBD100K pinout, LPC2387FBD100K application, or LPC2387FBD100K equivalent, key selection criteria include Ethernet+USB+CAN coexistence on a single die, 70 GPIO with 12 external interrupt-capable pins, dual AHB buses for concurrent DMA transfers, RTC-backed 2 kB battery SRAM, and LQFP100 package compatibility with legacy LPC23xx designs.
Technical Context
The LPC2387FBD100K implements an ARM7TDMI-S core with real-time emulation support and a 128-bit wide memory interface enabling full 32-bit instruction execution at 72 MHz. Its dual Advanced High-performance Bus (AHB) architecture isolates Ethernet DMA, USB DMA, and flash execution to eliminate bus contention.
Peripheral integration includes four UARTs with fractional baud rate generation, two independent SSP controllers supporting SPI/I2S/SSI protocols, three I²C interfaces (one open-drain), and a dedicated SD/MMC controller. The GPDMA engine services SSP, I²S, and SD/MMC while supporting memory-to-memory transfers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM7TDMI-S, 32-bit RISC, executes 32-bit code at up to 72 MHz with 30% ISR performance gain over Thumb mode |
| Memory | 512 kB on-chip flash (ISP/IAP enabled); 64 kB local bus SRAM; 16 kB Ethernet SRAM; 16 kB USB/general-purpose SRAM; 2 kB RTC-powered SRAM |
| Connectivity | 10/100 Ethernet MAC with RMII interface; USB 2.0 device/host/OTG with integrated PHY; 2× CAN 2.0B controllers; 4× UARTs; 3× I²C; 2× SSP; SPI; I²S; SD/MMC |
| Analog Peripherals | 10-bit ADC with 6-channel multiplexing; 10-bit DAC with dedicated analog output pin (AOUT) |
| Timers & PWM | Four 32-bit general-purpose timers (8 capture, 10 compare); one PWM/timer block supporting three-phase motor control with six outputs |
| Power & Clock | Single 3.3 V supply (3.0–3.6 V); on-chip PLL; 4 MHz ±1% internal RC oscillator; RTC oscillator input; brownout detection with dual thresholds |
| Package | LQFP100 (SOT407-1), 14 × 14 × 1.4 mm body, 0.5 mm pitch, RoHS-compliant |
Pinout & Package
LQFP100 package (SOT407-1) with 100 leads, 0.5 mm pitch, and exposed thermal pad. Pin functions are fully configurable via the Pin Connect Block, enabling multiplexed use of all 70 GPIO across multiple peripheral roles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0[0]/RD1/TXD3/SDA1 | CAN1 RX / UART3 TX / I²C1 data | Shared pin supports simultaneous CAN receive, UART transmit, or I²C communication - selected via pin connect register |
| P1[0]/ENET_TXD0 | Ethernet transmit data bit 0 | Dedicated RMII signal; must be routed with controlled impedance for 50 Ω differential pair compliance |
| P0[29]/USB_D+ | USB 2.0 differential data positive | On-die transceiver termination; requires 90 Ω differential routing and ESD protection per USB spec |
| P2[10]/EINT0 | External interrupt 0 input | Edge/level-sensitive wake-up source; LOW during reset forces bootloader entry - critical for field firmware recovery |
| RSTOUT | Reset status output | Active-low open-drain indicator of internal reset state; available only in LQFP100 package (LPC2387FBD100K) |
| TCK/TDO/TDI/TMS/TRST | JTAG debug interface | IEEE 1149.1-compliant boundary scan; TCK max frequency = CCLK/6 (≤12 MHz at 72 MHz CPU clock) |
Key Features
| Feature | Design Value |
|---|---|
| Dual AHB subsystems | Enables concurrent Ethernet DMA, USB DMA, and flash execution without arbitration delay - essential for real-time gateway throughput |
| Versatile pin function selection | Per-pin remapping via Pin Connect Block allows optimal PCB layout for mixed-signal, high-speed, and noise-sensitive interfaces |
| RTC-powered 2 kB SRAM | Maintains critical configuration/state during main power loss - enables fast wake-from-power-down with zero boot latency |
| Advanced Vectored Interrupt Controller (VIC) | Supports 32 prioritized, vectored interrupts with sub-10-cycle latency - guarantees deterministic response for CAN/Ethernet/USB ISRs |
| GPDMA controller | Services SSP, I²S, and SD/MMC peripherals with scatter-gather capability - offloads CPU from high-bandwidth serial transfers |
Applications
| Industrial Protocol Gateway | Medical Data Aggregator |
|---|---|
Use Scenario: Bridging Modbus RTU over RS-485 to EtherNet/IP or TCP/IP networks in PLC edge nodes. IC Role / Device Role / Timing Role: Central protocol translation engine with deterministic UART/CAN/Ethernet timing coordination. Use Value: Eliminates need for dual-chip solutions by integrating Ethernet MAC, dual CAN, and four UARTs - reducing BOM cost and board area by 35%. |
Use Scenario: Collecting sensor data (ECG, SpO₂, temperature) from analog front-ends and transmitting securely via USB or Ethernet to hospital servers. IC Role / Device Role / Timing Role: Real-time data concentrator with synchronized 10-bit ADC sampling and USB bulk transfer scheduling. Use Value: On-chip 2 kB RTC SRAM preserves patient session data during power interruption - meeting IEC 62304 Class C safety requirements. |
| Communications Backhaul Node | Three-Phase Motor Control Hub |
Use Scenario: Remote site aggregation of cellular modem telemetry, GPS position, and environmental sensors into unified Ethernet packets. IC Role / Device Role / Timing Role: Multi-interface host controller managing UART (modem), I²C (sensors), SD/MMC (logging), and Ethernet (uplink). Use Value: Dual AHB buses prevent USB/Ethernet DMA starvation during high-rate SD card writes - sustaining >95% link utilization. |
Use Scenario: Closed-loop servo drive for HVAC compressors using space-vector PWM and current feedback via ADC inputs. IC Role / Device Role / Timing Role: Precision PWM generator with six complementary outputs and synchronized ADC trigger for current sensing. Use Value: Integrated PWM/timer block with three-phase support reduces external gate driver count and eliminates timing skew between phases. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC2478FBD208 | 208-pin LQFP; adds LCD controller, external memory bus, and enhanced USB OTG; same ARM7 core and peripheral set | Better suited for HMI-integrated gateways requiring display output or external SDRAM expansion | Select when needing LCD interface or >512 kB code space - not pin-compatible due to larger package and additional signals |
| LPC1769FBD100 | Cortex-M3 core (100 MHz); 512 kB flash, 64 kB RAM; retains Ethernet, USB, CAN, but replaces ADC/DAC with 12-bit ADC only | Higher performance for algorithm-intensive tasks; lacks DAC and RTC SRAM - unsuitable for analog output or battery-backed storage | Choose for new designs requiring Cortex-M3 efficiency and CMSIS compatibility; requires firmware porting and layout revision |
Compared with LPC2387FBD100K, LPC2478FBD208 offers expanded I/O and display capability at the cost of footprint and pinout incompatibility, while LPC1769FBD100 delivers higher CPU throughput and modern toolchain support but sacrifices analog output and non-volatile RTC memory - making LPC2387FBD100K uniquely balanced for legacy-compatible, mixed-signal industrial gateways.
Availability
LPC2387FBD100K is available at Aetrix Electronics and suitable for industrial protocol conversion, medical data aggregation, and communications backhaul applications requiring stable component supply and long-term lifecycle assurance.
Supply support for LPC2387FBD100K includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and embedded security.
The LPC2300 series was designed specifically for high-integration industrial communication gateways - emphasizing concurrent multi-protocol support (Ethernet, USB, CAN, UART), deterministic real-time response, and robust mixed-signal operation in extended temperature ranges.
FAQ
What is the maximum operating frequency of the LPC2387FBD100K?
The LPC2387FBD100K operates at a maximum CPU clock frequency of 72 MHz, achieved via its on-chip PLL driven by the main oscillator, internal RC oscillator, or RTC oscillator. This frequency is sustained across the full industrial temperature range (−40 °C to +85 °C) and enables deterministic execution of Ethernet, USB, and CAN protocol stacks without throttling.
Does the LPC2387FBD100K support USB host functionality?
Yes, the LPC2387FBD100K integrates a full-featured USB 2.0 device/host/OTG controller with on-chip PHY, supporting both device and host modes. It includes 4 kB of endpoint RAM, OTG transceiver control logic, and dedicated USB pins (USB_D+, USB_D−, USB_CONNECT, etc.) - enabling direct connection to USB peripherals or upstream hosts without external PHY.
How many external interrupt sources does the LPC2387FBD100K provide?
The LPC2387FBD100K provides four dedicated external interrupt inputs (EINT0–EINT3), all configurable as edge- or level-sensitive. Additionally, all pins on Port 0 and Port 2 can serve as edge-sensitive interrupt sources, delivering up to 12 independently configurable external interrupt-capable pins - critical for responsive event-driven industrial control.
What is the purpose of the 2 kB battery-powered SRAM in the LPC2387FBD100K?
The 2 kB SRAM powered from the RTC supply pin (VBAT) retains data during main power loss, enabling non-volatile storage of calibration values, fault logs, or session state without external EEPROM. It remains accessible during deep power-down mode and is initialized only on cold reset - ensuring integrity across power cycles in medical and industrial systems.
Is the LPC2387FBD100K pin-compatible with other LPC23xx variants?
Yes, the LPC2387FBD100K shares the LQFP100 (SOT407-1) package and identical pinout with other LPC23xx devices in the same package variant, including LPC2364, LPC2366, LPC2368, LPC2377, and LPC2378. Peripheral enablement and memory mapping differ, but PCB layout and socket design are fully reusable across this family.
LPC2387FBD100K Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LQFP
- Series:
- LPC2300
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM7®
- Core Size:
- 16/32-Bit
- Speed:
- 72MHz
- Connectivity:
- CANbus, Ethernet, I2C, Microwire, Memory Card, SPI, SSI, SSP, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 70
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 98K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 3.6V
- Data Converters:
- A/D 6x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC2387FBD100K FAQ
1.How can I place an order for LPC2387FBD100K through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC2387FBD100K on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC2387FBD100K reliable?
The price and inventory of LPC2387FBD100K are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC2387FBD100K is usually 5 days.
3.What payment methods are accepted for LPC2387FBD100K?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC2387FBD100K transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC2387FBD100K?
LPC2387FBD100K orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC2387FBD100K order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC2387FBD100K?
For technical support, including LPC2387FBD100K datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC2387FBD100K requirements.
6.How does Aetrix verify that LPC2387FBD100K is sourced from the original manufacturer or authorized distributors?
All LPC2387FBD100K products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC2387FBD100K meets industry standards.
7.What is the process for return or replacement of LPC2387FBD100K?
All LPC2387FBD100K units undergo pre-shipment inspection (PSI). If there is an issue with LPC2387FBD100K, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC2387FBD100K part is unused and in its original packaging.
Return procedure for LPC2387FBD100K:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC2387FBD100K Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
