My Inquiry
My Account
NXP Semiconductors LPC2917FBD144,551
- Part No.:
- LPC2917FBD144,551
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
LPC2917FBD144,551.pdf
- Description:
- IC MCU 16/32B 512KB FLSH 144LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,122
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC2917FBD144 from NXP Semiconductors is an ARM968E-S-based 32-bit microcontroller operating at up to 80 MHz, featuring dual CAN 2.0B controllers, two LIN 2.0 master interfaces, 512 kB on-chip flash, and 80 kB RAM (including 16 kB ITCM + 16 kB DTCM + 48 kB SRAM). It targets automotive body electronics and industrial control systems requiring real-time communication, deterministic interrupt response, and low-power operation across −40 °C to +85 °C.
For engineers reviewing the LPC2917FBD144 datasheet, LPC2917FBD144 pinout, LPC2917FBD144 application, or LPC2917FBD144 equivalent, key selection criteria include its dual-CAN/LIN integration, 144-pin LQFP package with 108 GPIOs, independent clock domains per peripheral, dual-voltage supply (1.8 V core / 3.3 V I/O), and hardware-accelerated PWM capture/compare functionality for motor control timing precision.
Technical Context
The LPC2917FBD144 implements a hierarchical AMBA AHB/APB/DTL bus architecture with separate instruction and data TCMs, enabling deterministic real-time execution. Its ARM968E-S core supports both 32-bit ARMv5TE and 16-bit Thumb instruction sets, delivering up to 65 % code density improvement over standard ARM while maintaining performance parity with 16-bit memory systems.
Peripherals operate on dedicated base clocks generated by the Clock Generation Unit (CGU), including BASE_IVNSS_CLK for CAN/LIN, BASE_UART_CLK for UARTs, and BASE_ADC_CLK for dual 10-bit ADCs. The Power Management Unit (PMU) independently gates branch clocks-e.g., CLK_SYS_CPU for CPU, CLK_IVNSS_CANC0 for CAN0-allowing fine-grained power optimization without system-wide clock scaling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM968E-S, 32-bit RISC, 5-stage pipeline, Thumb/ARMv5TE dual instruction set |
| Max Operating Frequency | 80 MHz system clock; enables real-time deterministic response in safety-critical control loops |
| Memory | 512 kB flash (in-system programmable via CAN/UART/JTAG); 80 kB RAM (16 kB ITCM + 16 kB DTCM + 32 kB + 16 kB SRAM) |
| Communication Interfaces | Dual CAN 2.0B controllers with global acceptance filtering; two LIN 2.0 master controllers with hardware protocol handling |
| Analog Peripherals | Two 10-bit ADCs (16 total channels), 2.44 µs conversion time per channel, comparator-triggered interrupt reduction |
| Timers & PWM | Four 32-bit timers (each with four capture/compare registers); four 6-channel PWM units with trap/capture and dead-time insertion support |
| Package & Environment | LQFP144 (20 × 20 × 1.4 mm); −40 °C to +85 °C ambient; dual supply: 1.8 V ±5 % (core), 2.7–3.6 V (I/O, 5.5 V tolerant inputs) |
Pinout & Package
144-pin LQFP package (SOT486-1), 20 mm × 20 mm body, 0.5 mm pitch, 1.4 mm height. Features 108 general-purpose I/O pins with configurable pull-up/pull-down/bus-keeper, plus dedicated JTAG, reset, oscillator, power, and ground terminals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RST_N (Pin 73) | Asynchronous active-low reset input | Internally pulled up; initiates full chip reset and forces JTAGSEL sampling to select debug mode |
| XIN_OSC / XOUT_OSC (Pins 76 / 75) | Crytal oscillator input/output | Supports 10–25 MHz crystal; feeds PLL for CPU clock generation up to 80 MHz |
| VDD(CORE) / VSS(CORE) (Pins 18, 59, 60, 88, 127, 128) | Digital core power/ground | 1.8 V ±5 % supply; six dedicated pins ensure stable low-noise core voltage under dynamic load |
| VDD(IO) / VSS(IO) (Pins 9, 21, 31, 43, 65, 82, 94, 119, 131, 141) | I/O power/ground | 3.3 V supply with 10 dedicated pins; I/Os tolerate up to 5.5 V, enabling direct interfacing with legacy 5 V peripherals |
| CAN0 TXDC / RXDC (Pins 93 / 95) | CAN0 differential transmit/receive | Dedicated physical layer interface pins; support high-speed CAN (up to 1 Mbps) with integrated filtering logic |
| LIN1 TXDL / RXDL (Pins 12 / 13) | LIN1 transmit/receive data lines | Hardware-managed LIN 2.0 master interface; eliminates software bit-banging overhead and ensures precise timing compliance |
Key Features
| Feature | Design Value |
|---|---|
| ARM968E-S with TCMs | Separate 16 kB instruction (ITCM) and 16 kB data (DTCM) tightly coupled memories eliminate cache misses for critical ISR and control code |
| Dual CAN + Dual LIN | Hardware-accelerated CAN 2.0B and LIN 2.0 controllers reduce CPU load by >70 % vs. software emulation, enabling concurrent network management |
| Fractional clock dividers | Seven fractional dividers in CGU allow precise peripheral clock tuning (e.g., UART baud rate generation without error accumulation) |
| Independent peripheral clock domains | Each major peripheral (CAN, LIN, UART, SPI, ADC) has its own base clock, enabling selective clock gating and dynamic frequency scaling per subsystem |
| Safe clock monitoring | On-chip 0.4 MHz ring oscillator provides always-on SAFE_CLK source for watchdog timer, ensuring fail-safe reset even during main clock failure |
| External Static Memory Controller | 32-bit SMC with eight banks supports NOR/NAND flash, SRAM, and PSRAM expansion up to 24-bit addressing, extending code/data space beyond on-chip limits |
Applications
| Automotive Body Control Module | Industrial Motor Drive Interface |
|---|---|
|
Use Scenario: Centralized control of door locks, window lifts, lighting, and HVAC in 12 V vehicle platforms. IC Role / Device Role / Timing Role: Primary MCU managing dual CAN networks (powertrain + body), LIN clusters (sensors/actuators), and analog feedback from potentiometers/temperature sensors. Use Value: Integrated dual CAN/LIN eliminates external transceivers and reduces BOM cost by 30 %; 108 GPIOs enable direct drive of relays and LEDs without port expanders. |
Use Scenario: Closed-loop speed/torque control of BLDC motors in factory automation equipment. IC Role / Device Role / Timing Role: Real-time controller executing FOC algorithms, capturing encoder pulses via hardware timers, generating PWM with dead-time insertion, and communicating status via CAN. Use Value: Four 32-bit timers with capture/compare and four 6-channel PWMs provide synchronized timing for three-phase gate drivers; 2.44 µs ADC conversion enables fast current loop sampling. |
| Smart Energy Meter Communication Hub | Medical Diagnostic Sensor Interface |
|
Use Scenario: Aggregating data from multiple smart meters and transmitting via CAN/LIN to concentrator units in utility grid infrastructure. IC Role / Device Role / Timing Role: Protocol gateway translating between legacy meter interfaces (SPI/UART) and standardized CAN/LIN backhaul networks. Use Value: Dual CAN controllers support redundant communication paths; hardware LIN master handles up to 16 slave nodes without CPU intervention, reducing firmware complexity. |
Use Scenario: Signal conditioning and digital processing of analog outputs from ECG, EEG, or pressure sensors in portable diagnostic devices. IC Role / Device Role / Timing Role: Low-noise acquisition front-end with dual 10-bit ADCs, real-time filtering via ARM968E-S, and secure data transmission via UART/CAN to host processor. Use Value: Dedicated VDDA(ADC3V3) and VREFP/VREFN pins enable ratiometric measurement accuracy; 16-channel ADC input multiplexing supports multi-sensor time-division sampling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC2919FBD144 | 768 kB flash (vs. 512 kB), identical pinout, same peripherals and clock architecture | Preferred for firmware-rich applications requiring bootloader, OTA updates, and multiple application images | Select when additional flash headroom is needed for field-upgradable firmware without changing PCB layout |
| S9KEAZ128AMLH | ARM Cortex-M0+, 48 MHz, 128 kB flash, single CAN, no LIN; smaller 64-pin LQFP package | Targeted at cost-sensitive, lower-complexity automotive modules where dual-network capability is not required | Choose for entry-level body electronics where CAN-only communication suffices and footprint reduction is critical |
Compared with LPC2917FBD144, LPC2919FBD144 offers 256 kB more flash for complex firmware stacks but shares identical timing, power, and peripheral behavior; S9KEAZ128AMLH trades dual-CAN/LIN integration and ARM9 performance for lower cost and smaller size in less demanding applications.
Availability
LPC2917FBD144 is available at Aetrix Electronics and suitable for automotive body control, industrial motor drives, smart energy metering, and medical sensor interface applications requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for LPC2917FBD144 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and automotive-grade reliability.
The LPC2900 series-including LPC2917FBD144-is designed specifically for automotive body electronics and industrial control systems requiring integrated CAN/LIN, deterministic real-time performance, and extended temperature operation.
FAQ
What is the maximum CPU clock frequency supported by the LPC2917FBD144?
The LPC2917FBD144 supports a maximum CPU clock frequency of 80 MHz, achieved via its on-chip PLL using a 10–25 MHz crystal input. This frequency is sustained across the full −40 °C to +85 °C operating range and enables deterministic execution of real-time control tasks such as motor commutation and LIN frame scheduling. The ARM968E-S core maintains this speed with zero wait-state access to ITCM/DTCM and optimized AHB-to-APB bridging.
Does the LPC2917FBD144 support in-system programming (ISP) via CAN interface?
Yes, the LPC2917FBD144 supports in-system programming via CAN, as confirmed in Section 2.3 of the datasheet. Its flash memory can be programmed through the serial port-including CAN-using a bootloader. This enables field firmware updates without requiring physical JTAG access, critical for deployed automotive and industrial systems where serviceability is constrained.
How many independent clock domains does the LPC2917FBD144 provide for peripherals?
The LPC2917FBD144 provides five primary base clock domains: BASE_SYS_CLK (CPU/AHB), BASE_IVNSS_CLK (CAN/LIN), BASE_UART_CLK (UARTs), BASE_SPI_CLK (SPIs), and BASE_ADC_CLK (ADCs). Each domain feeds multiple branch clocks-e.g., CLK_IVNSS_CANC0 and CLK_IVNSS_LIN1-that can be gated independently by the PMU, allowing precise power control per peripheral without affecting system timing integrity.
What is the function of the JTAGSEL pin on the LPC2917FBD144?
The JTAGSEL pin (Pin 108) selects between ARM debug mode (LOW) and boundary-scan/flash programming mode (HIGH). During reset, if JTAGSEL is sampled LOW, the BASE_SYS_CLK source switches from the low-power ring oscillator to the crystal oscillator to meet debugger timing requirements. This ensures reliable JTAG communication at full system clock speeds, avoiding instability caused by low-frequency clocking during debug sessions.
Can the LPC2917FBD144 operate with different supply voltages for core and I/O circuits?
Yes, the LPC2917FBD144 uses a dual-supply architecture: VDD(CORE) requires 1.8 V ±5 % for the ARM968E-S core and internal logic, while VDD(IO) accepts 2.7–3.6 V for all I/O pins-with inputs tolerant up to 5.5 V. This separation minimizes core switching noise coupling into analog sections (e.g., ADC references) and allows interoperability with both 3.3 V and legacy 5 V peripherals without level shifters.
LPC2917FBD144,551 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 144-LQFP
- Series:
- LPC2900
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- ARM9®
- Core Size:
- 16/32-Bit
- Speed:
- 80MHz
- Connectivity:
- CANbus, EBI/EMI, LINbus, SPI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 108
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 80K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 16x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC2917FBD144,551 FAQ
1.How can I place an order for LPC2917FBD144,551 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC2917FBD144,551 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC2917FBD144,551 reliable?
The price and inventory of LPC2917FBD144,551 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC2917FBD144,551 is usually 5 days.
3.What payment methods are accepted for LPC2917FBD144,551?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC2917FBD144,551 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC2917FBD144,551?
LPC2917FBD144,551 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC2917FBD144,551 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC2917FBD144,551?
For technical support, including LPC2917FBD144,551 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC2917FBD144,551 requirements.
6.How does Aetrix verify that LPC2917FBD144,551 is sourced from the original manufacturer or authorized distributors?
All LPC2917FBD144,551 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC2917FBD144,551 meets industry standards.
7.What is the process for return or replacement of LPC2917FBD144,551?
All LPC2917FBD144,551 units undergo pre-shipment inspection (PSI). If there is an issue with LPC2917FBD144,551, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC2917FBD144,551 part is unused and in its original packaging.
Return procedure for LPC2917FBD144,551:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC2917FBD144,551 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
