My Inquiry
My Account
NXP Semiconductors LPC2926FBD144,551
- Part No.:
- LPC2926FBD144,551
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
LPC2926FBD144,551.pdf
- Description:
- LPC2900 - Arm9, 32-Bit RISC Micr
- Quantity:
- Payment:
- Shipping:
Inventory:208
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC2926FBD144,551 from NXP Semiconductors is an ARM968E-S-based microcontroller operating at up to 125 MHz, integrating dual 16 kB TCMs, 40 kB SRAM (16 kB + 16 kB + 8 kB ETB), 512 kB flash, two 10-bit ADCs (8-channel, 2.44 μs conversion), full-speed USB 2.0 device controller with on-chip PHY, dual CAN 2.0B controllers, and dual LIN 2.0 master interfaces - targeted for industrial control and automotive body electronics.
For engineers reviewing the LPC2926FBD144,551 datasheet, LPC2926FBD144,551 pinout, LPC2926FBD144,551 application, or LPC2926FBD144,551 equivalent, key selection criteria include its dual-CAN/LIN/USB integration, 125 MHz ARM968E-S core with TCM architecture, 1.8 V core / 3.3 V I/O dual-supply operation, and LQFP144 package compatibility with system-level timing, safety, and communication requirements in embedded automotive subsystems.
Technical Context
The LPC2926FBD144,551 implements a multilayer AHB bus architecture running at 125 MHz with four independent layers, enabling concurrent high-bandwidth access to TCM, flash, SRAM, and peripherals. Its dual-clock-generation units (CGU0 and CGU1) provide independent base clocks for CPU, USB, CAN, LIN, ADC, and timers - supporting dynamic clock gating and fractional scaling per subsystem.
It features a dedicated GPDMA controller with eight channels and dual-master capability, supporting memory-to-memory transfers and peripheral DMA for UART, SPI, and TCM. The Vectored Interrupt Controller (VIC) supports 16 priority levels and wake-up from power-down via CAN/LIN activity or external interrupt pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM968E-S, 32-bit RISC, up to 125 MHz - enables real-time deterministic execution with THUMB/ARM instruction set support and 5-stage pipeline. |
| Memory | 512 kB flash + 40 kB SRAM (16 kB + 16 kB + 8 kB ETB) + 16 kB EEPROM - supports secure firmware storage, fast code/data execution in TCM, and trace-enabled debugging. |
| ADC | Two 10-bit, 8-channel ADCs with 2.44 μs/channel conversion and hardware compare - reduces CPU load via autonomous threshold-triggered interrupts. |
| Communication | Dual CAN 2.0B controllers (FullCAN + message filtering), dual LIN 2.0 masters (configurable as UART), USB 2.0 full-speed device (on-chip PHY + dedicated DMA) - enables multi-bus vehicle network node design. |
| Timers & PWM | Four 32-bit timers (each with four capture/compare registers) + four six-channel PWMs with trap/capture - supports motor control, encoder feedback, and precise signal generation. |
| Power Supply | 1.8 V ±5 % core supply; 2.7–3.6 V I/O supply with 5.5 V-tolerant inputs - allows direct interfacing with legacy 5 V sensors while minimizing core power consumption. |
| Operating Range | −40 °C to +85 °C ambient temperature - qualified for under-hood and industrial control environments without derating. |
Pinout & Package
Package: LQFP144 (SOT407-2), plastic low-profile quad flat package; 144 leads; body 20 × 20 × 1.4 mm. Pinout validated per NXP LPC2926 datasheet Rev. 01 (2011), confirming 144-pin assignment including dedicated USB_D+/D−, CAN0/CAN1 TX/RX, LIN0/LIN1, dual 10-bit ADC input banks (IN1[0–7], IN2[0–7]), and 60 GPIOs with programmable pull-up/pull-down/bus keeper.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0[24]/TXD1/TXDC1/SCS2[0] | GPIO0 pin 24 / UART1 TX / CAN1 TX / SPI2 SCS0 | Multi-function pin supporting serial comms or peripheral select; default GPIO mode enables flexible peripheral routing via SFSP registers. |
| P5[19]/USB_D+ | USB differential data positive | Dedicated analog USB pad compliant with USB 2.0 full-speed signaling; requires matched 90 Ω differential impedance routing. |
| P5[18]/USB_D− | USB differential data negative | Paired with USB_D+; internal termination and ESD protection eliminate need for external resistors in standard implementations. |
| VDD(CORE) | Digital core power supply | 1.8 V ±5 % regulated input; must be decoupled with ≥10 μF + 100 nF near pin 15/42/62/90 to stabilize ARM968E-S operation. |
| VDDA(ADC3V3) | ADC reference and analog supply | 3.3 V analog supply for both ADCs; isolated from digital VDD(IO) to minimize noise coupling into 10-bit conversion path. |
Key Features
| Feature | Design Value |
|---|---|
| Dual Clock Generation Units (CGU0 + CGU1) | CGU0 generates 11 base clocks (including BASE_SYS_CLK, BASE_UART_CLK); CGU1 independently derives BASE_USB_CLK and BASE_OUT_CLK - enables precise clock domain isolation for USB timing compliance and EMC robustness. |
| Flexible Reset Generator Unit (RGU) | Provides individual module reset control and source-trace capability - allows selective peripheral reset during firmware updates without full system reboot. |
| ETM/ETB Debug Subsystem | 8 kB dedicated SRAM used for real-time instruction trace; accessible as general-purpose RAM when trace disabled - eliminates need for external trace buffer in production firmware validation. |
| Quadrature Encoder Interface (QEI) | Monitors one external quadrature encoder with direction and count resolution - supports motor position/speed feedback in closed-loop control without CPU polling. |
| Power Management Unit (PMU) | Controls branch clocks per peripheral subsystem - enables fine-grained power gating (e.g., disable LIN clocks during sleep while keeping CAN active for wake-up). |
Applications
| Automotive Body Control Module (BCM) | Industrial CAN Gateway |
|---|---|
Use Scenario: Centralized control of door locks, window lifts, lighting, and HVAC in 12 V vehicle platforms. IC Role / Device Role / Timing Role: Primary MCU managing LIN slave networks (door modules), CAN backbone (ECU communication), and USB diagnostics port. Use Value: Dual CAN/LIN/USB integration eliminates need for external protocol translators; 125 MHz ARM968E-S ensures deterministic response to LIN wakeup events within 100 μs. |
Use Scenario: Protocol translation between CANopen fieldbus and Modbus RTU over RS-485 in factory automation. IC Role / Device Role / Timing Role: Bridge controller with dual CAN interfaces (one for fieldbus, one for diagnostics) and dual UARTs with RS-485 support. Use Value: Hardware RS-485 direction control and 16-byte FIFOs reduce UART interrupt overhead; 40 kB SRAM buffers protocol translation tables and message queues. |
| Smart Energy Meter Communication Hub | Medical Infusion Pump Controller |
Use Scenario: Secure data aggregation from PLC-connected smart meters using HAN protocols (M-Bus, KNX) and WAN backhaul (GPRS/USB). IC Role / Device Role / Timing Role: Secure host processor executing metering firmware, managing encrypted USB firmware updates, and handling CAN-based M-Bus physical layer. Use Value: 16 kB EEPROM enables secure key storage; USB device controller supports certified firmware signing via HID-class update interface. |
Use Scenario: Safety-critical delivery control in IV infusion pumps requiring precise flow rate regulation and alarm monitoring. IC Role / Device Role / Timing Role: Real-time controller acquiring pressure/flow sensor data via dual ADCs, generating PWM-driven motor signals, and validating LIN-connected human-machine interface. Use Value: 2.44 μs ADC conversion enables 400 kHz sampling for pressure transient detection; PWM trap functionality halts motor instantly on fault condition. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC2930FBD144 | Same ARM968E-S core, identical pinout, but includes Ethernet MAC and additional 32 kB SRAM - no USB PHY integrated. | Requires external USB transceiver for USB device functionality; better suited for wired industrial networking than USB-diagnostic endpoints. | Select LPC2930FBD144 only if Ethernet connectivity is required and USB PHY can be added externally. |
| S32K144HAT0MLHT | ARM Cortex-M4F core (112 MHz), CAN FD support, AEC-Q100 Grade 1, no LIN or USB device - different architecture and peripheral set. | Designed for ASIL-B automotive safety applications; lacks native LIN/USB, requiring companion ICs for those functions. | Choose S32K144HAT0MLHT only when functional safety certification (ISO 26262) and CAN FD are mandatory; not a drop-in replacement. |
Compared with LPC2926FBD144,551, LPC2930FBD144 adds Ethernet but removes USB PHY, increasing BOM cost and layout complexity for USB use cases; S32K144HAT0MLHT offers safety certification but requires external LIN/USB components and lacks the deterministic 125 MHz ARM968E-S TCM performance for time-critical LIN scheduling.
Availability
LPC2926FBD144,551 is available at Aetrix Electronics and suitable for automotive body electronics, industrial gateways, smart energy hubs, and medical pump controllers requiring stable component supply, long-term lifecycle assurance, and automotive-grade temperature operation.
Supply support for LPC2926FBD144,551 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC29xx family was designed specifically for automotive body electronics and industrial control applications requiring multi-protocol communication (CAN/LIN/USB), real-time deterministic processing, and extended temperature reliability - with the LPC2926FBD144,551 representing the highest-flash, highest-SRAM variant in the series.
FAQ
What is the maximum operating frequency of the LPC2926FBD144,551?
The LPC2926FBD144,551 operates at a maximum CPU frequency of 125 MHz using its on-chip PLL. This frequency is achieved with the ARM968E-S core running from the BASE_SYS_CLK generated by CGU0, and is sustained across the full −40 °C to +85 °C temperature range when supplied with 1.8 V ±5 % core voltage and proper decoupling.
Does the LPC2926FBD144,551 include an integrated USB physical layer?
Yes, the LPC2926FBD144,551 integrates a full-speed USB 2.0 device PHY on-die, with dedicated USB_D+ and USB_D− pins (P5[19] and P5[18]). No external transceiver is required for basic USB device operation, though external ESD protection is recommended per IEC 61000-4-2 Level 4.
How many CAN controllers does the LPC2926FBD144,551 support?
The LPC2926FBD144,551 supports two independent CAN 2.0B controllers (CAN0 and CAN1), each with full hardware message filtering, transmit/receive FIFOs, and support for FullCAN mode. Both controllers are accessible via dedicated pins (e.g., P0[0]/P0[1] for CAN0, P0[26]/P0[27] for CAN1) and share no register or buffer resources.
What is the ADC resolution and conversion speed of the LPC2926FBD144,551?
The LPC2926FBD144,551 integrates two 10-bit successive-approximation ADCs (ADC1 and ADC2), each with eight input channels and a minimum conversion time of 2.44 μs per channel. Each ADC supports hardware comparison and multiple trigger sources (timer, PWM, external signal), enabling autonomous threshold-based interrupt generation without CPU polling.
Is the LPC2926FBD144,551 pin-compatible with other LPC29xx variants?
Yes, the LPC2926FBD144,551 uses the same LQFP144 (SOT407-2) package and shares identical pin assignments with LPC2921/2923/2925/2930 in the family. All GPIO, peripheral, power, and debug pins map identically, allowing hardware reuse across flash/SRAM variants - though software configuration must match enabled peripherals per part number.
LPC2926FBD144,551 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 144-LQFP
- Series:
- LPC2900
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM968E-S
- Core Size:
- 16/32-Bit
- Speed:
- 125MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, LINbus, SPI, UART/USART, USB
- Peripherals:
- DMA, POR, PWM, WDT
- Number of I/O:
- 104
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 16K x 8
- RAM Size:
- 56K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 24x10b SAR
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC2926FBD144,551 FAQ
1.How can I place an order for LPC2926FBD144,551 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC2926FBD144,551 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC2926FBD144,551 reliable?
The price and inventory of LPC2926FBD144,551 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC2926FBD144,551 is usually 5 days.
3.What payment methods are accepted for LPC2926FBD144,551?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC2926FBD144,551 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC2926FBD144,551?
LPC2926FBD144,551 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC2926FBD144,551 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC2926FBD144,551?
For technical support, including LPC2926FBD144,551 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC2926FBD144,551 requirements.
6.How does Aetrix verify that LPC2926FBD144,551 is sourced from the original manufacturer or authorized distributors?
All LPC2926FBD144,551 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC2926FBD144,551 meets industry standards.
7.What is the process for return or replacement of LPC2926FBD144,551?
All LPC2926FBD144,551 units undergo pre-shipment inspection (PSI). If there is an issue with LPC2926FBD144,551, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC2926FBD144,551 part is unused and in its original packaging.
Return procedure for LPC2926FBD144,551:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC2926FBD144,551 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
