NXP Semiconductors LPC4317JBD144E
- Part No.:
- LPC4317JBD144E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
LPC4317JBD144E.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,695
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC4317JBD144E from NXP Semiconductors is a dual-core ARM Cortex-M4F/M0 microcontroller in LQFP144 package, operating up to 204 MHz with 1 MB flash (512 kB per bank), 136 kB SRAM, and 16 kB EEPROM. It integrates dual 10-bit ADCs (400 kS/s), 10-bit DAC, SCTimer/PWM, GIMA, SPIFI, USB0 (Host/Device), and motor control PWM - deployed in industrial motor drives requiring real-time deterministic control and peripheral offload.
For engineers reviewing the LPC4317JBD144E datasheet, LPC4317JBD144E pinout, LPC4317JBD144E application, or LPC4317JBD144E equivalent, key selection criteria include dual-core asymmetric processing capability, absence of Ethernet and LCD controllers, presence of motor control PWM and full USB0 PHY, and LQFP144 thermal/mechanical compatibility for space-constrained industrial PCBs.
Technical Context
The LPC4317JBD144E implements a tightly coupled dual-core architecture: the Cortex-M4F core handles high-performance signal processing and real-time tasks with hardware FPU and MPU, while the Cortex-M0 co-processor runs at up to 204 MHz to manage peripheral handling and background I/O - enabling deterministic latency isolation. Both cores share memory via AHB multilayer matrix and synchronize via event router and shared SRAM.
It features a configurable clock generation unit with three PLLs (CPU, USB, audio), 12 MHz IRC oscillator (±3 %), and crystal oscillator support (1–25 MHz); power management includes four low-power modes (Sleep, Deep-sleep, Power-down, Deep power-down) with RTC domain separation and brownout detection across four thresholds.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Dual ARM Cortex-M4F (204 MHz, FPU, MPU) + Cortex-M0 (204 MHz, 32-cycle multiplier) |
| Memory | 1 MB on-chip flash (dual-bank, 512 kB each), 136 kB SRAM, 16 kB EEPROM, 64 kB ROM boot code |
| Analog Peripherals | Two 10-bit ADCs (8 channels each, 400 kS/s), one 10-bit DAC (400 kS/s), RTC with 256 B battery-backed registers |
| Digital Interfaces | SPIFI (52 MB/s), USB0 Host/Device/OTG (on-chip HS PHY), USB1 Host/Device (FS PHY + ULPI), two C_CAN 2.0B, eight UART/USART, two I2S, two SSP, one SPI, two I2C |
| Timers & PWM | State Configurable Timer (SCTimer/PWM), motor control PWM (3-phase), QEI, four general-purpose timers, RI timer, WWDT |
| Package & Environment | LQFP144 (20 × 20 × 1.4 mm), industrial temperature range (−40 °C to +105 °C), single 3.3 V supply (2.4–3.6 V) |
Pinout & Package
Package: Plastic low-profile quad flat package, 144 leads, body size 20 mm × 20 mm × 1.4 mm (SOT486-1), lead pitch 0.5 mm, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0 | GPIO / SSP1_MISO / ENET_RXD1 / I2S0_TX_WS | Multi-function digital I/O; default GPIO0[0]; supports SPI slave interface or I2S word select in master mode |
| P1_15 | GPIO / U2_TXD / ENET_RXD0 / T0_MAT1 | Primary USART2 transmit pin; also serves as Ethernet RX data line and timer match output - requires SCU configuration for function selection |
| P1_19 | ENET_TX_CLK / SSP1_SCK / CLKOUT / I2S0_RX_MCLK | Configurable clock source: Ethernet reference clock (RMII), SPI serial clock, system clock output, or I2S master clock - selected via CGU register settings |
| P1_12 | GPIO / EMC_D5 / T0_CAP1 / SGPIO8 | External memory data line 5 in EMC mode; alternatively used for timer capture input or SGPIO - not available for USB or Ethernet functions |
| P1_7 | GPIO / U1_DSR / CTOUT_13 / EMC_D0 / USB0_PPWR | USB VBUS drive control (active HIGH); polarity inverted vs. legacy LPC parts - requires external pull-down at reset to disable power switch |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core asymmetric processing | Offloads peripheral management (e.g., USB stack, CAN messaging) to Cortex-M0, freeing Cortex-M4F for time-critical motor control loops |
| SCTimer/PWM subsystem | Hardware-configurable state machine for complex waveform generation (e.g., dead-time insertion, fault protection) without CPU intervention |
| GIMA crossbar interconnect | Enables dynamic routing of 32+ event sources (ADC EOC, timer match, GPIO edge) to 16+ peripherals - eliminates software polling overhead |
| SPIFI execute-in-place | Direct code execution from quad-SPI flash memory at up to 52 MB/s - reduces SRAM footprint and enables secure firmware updates |
| Motor control PWM | Hardware-accelerated 3-phase PWM generator with complementary outputs, dead-time control, and fault input synchronization - meets IEC 60335 Class B requirements |
Applications
| Industrial Motor Drive | Smart Energy Metering |
|---|---|
|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase BLDC motors in HVAC compressors and pump systems. IC Role / Device Role / Timing Role: Primary controller executing FOC algorithm on Cortex-M4F; Cortex-M0 handles CAN communication, ADC sampling trigger, and watchdog supervision. Use Value: Deterministic 204 MHz M4F core with FPU delivers sub-10 µs current loop execution; motor control PWM ensures precise gate timing with hardware fault response. |
Use Scenario: Polyphase electricity meter with tariff switching, tamper detection, and HPLC communication. IC Role / Device Role / Timing Role: System-on-chip managing metrology ADC interfaces, real-time clock, secure crypto acceleration (ROM-based), and PLC modem control via USART/SSP. Use Value: Dual 10-bit ADCs sample voltage/current simultaneously at 400 kS/s; RTC with battery backup maintains billing accuracy during mains failure. |
| RFID Reader Controller | White Goods Control Unit |
|
Use Scenario: ISO14443-A/B and ISO15693 reader supporting multi-protocol tag interrogation and secure credential validation. IC Role / Device Role / Timing Role: Baseband processor interfacing with analog front-end ICs, managing protocol stacks in ROM, and driving antenna matching network via PWM/DAC. Use Value: SCTimer/PWM generates precise carrier waveforms (13.56 MHz subcarrier); USB0 enables PC-based firmware update and diagnostic logging. |
Use Scenario: Main control board in washing machines managing drum motor, water valves, temperature sensing, and user interface. IC Role / Device Role / Timing Role: Real-time coordinator between motor control PWM, ADC-based NTC monitoring, touch UI via SGPIO, and CAN bus communication with display module. Use Value: 83 GPIO pins support direct drive of solenoids and relays; motor control PWM and QEI enable precise spin speed regulation and imbalance detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC4337JBD144 | Includes Ethernet MAC and LCD controller; same flash/SRAM but adds RMII/MII and TFT interface | Suitable for HMI-enabled gateways or industrial HMIs requiring local display and network connectivity | Select when Ethernet or LCD functionality is required; LPC4317JBD144 is preferred for cost-optimized motor control without those peripherals |
| LPC4327JBD144 | No Ethernet, no USB0 OTG capability, reduced SRAM (104 kB), no motor control PWM | Targeted at simpler sensor aggregation or basic CAN gateway applications | Choose only if motor control PWM and full USB0 host/device support are unnecessary; LPC4317JBD144 provides superior real-time peripheral set |
Compared with LPC4337JBD144 and LPC4327JBD144, the LPC4317JBD144 uniquely balances high-performance dual-core execution, motor-specific peripherals (PWM/QEI), and full USB0 integration - making it optimal for cost-sensitive, thermally constrained industrial motion control where Ethernet and display are omitted.
Availability
LPC4317JBD144E is available at Aetrix Electronics and suitable for industrial motor drives, smart energy meters, RFID readers, and white goods control units requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LPC4317JBD144E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in ARM-based microcontrollers and edge processing.
The LPC43xx product line was designed for high-integration industrial control applications demanding asymmetric dual-core processing, deterministic real-time performance, and rich analog/digital peripheral sets - targeting motor control, metering, and HMI-less embedded systems.
FAQ
What is the maximum operating frequency of the LPC4317JBD144E?
The LPC4317JBD144E operates at a maximum CPU frequency of 204 MHz for both the ARM Cortex-M4F and Cortex-M0 cores. This frequency is achieved using the internal PLLs fed by either the 12 MHz internal RC oscillator (±3 % accuracy) or an external crystal (1–25 MHz). The LPC4317JBD144E maintains this performance across its full industrial temperature range (−40 °C to +105 °C) with appropriate decoupling and thermal design.
Does the LPC4317JBD144E support Ethernet or LCD interfaces?
No, the LPC4317JBD144E does not include Ethernet MAC or LCD controller hardware. According to Table 2 in the official datasheet, Ethernet and LCD are explicitly marked as "no" for this part number. These peripherals are present only on higher variants like LPC4337JBD144 and LPC4357JBD208. The LPC4317JBD144E retains USB0, USB1, C_CAN, SPIFI, and motor control PWM - optimized for cost-sensitive motion control without networking or display needs.
How many ADC channels does the LPC4317JBD144E support?
The LPC4317JBD144E integrates two independent 10-bit ADCs (ADC0 and ADC1), each supporting up to eight input channels - totaling eight unique analog inputs (channels 0–7), as both ADCs share the same physical pins (e.g., ADC0_0 and ADC1_0 are tied together). Each ADC achieves a maximum conversion rate of 400 kSamples/s with DMA support, enabling simultaneous sampling for motor current sensing and temperature monitoring in real-time control loops.
What USB capabilities does the LPC4317JBD144E provide?
The LPC4317JBD144E includes two USB controllers: USB0 supports Host/Device/OTG operation with an integrated high-speed PHY, while USB1 supports Host/Device operation with an on-chip full-speed PHY and ULPI interface for external high-speed PHY expansion. USB0 is fully functional out-of-box for device enumeration or host enumeration; USB1 requires external PHY for high-speed operation. The LPC4317JBD144E does not support USB OTG negotiation on USB1.
Is the LPC4317JBD144E pin-compatible with other LPC43xx LQFP144 variants?
Yes, the LPC4317JBD144E shares identical pinout and package (LQFP144, SOT486-1) with all other LPC43xx parts offered in the same package variant, including LPC4337JBD144, LPC4327JBD144, and LPC4315JBD144. Pin functions are consistent across the family per Table 3 of the datasheet; however, feature availability (e.g., Ethernet, LCD, USB0) varies by part number - meaning unused pins remain unconnected or reserved in non-equipped variants.
LPC4317JBD144E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 144-LQFP
- Series:
- LPC43xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4/M0
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 204MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 83
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 16K x 8
- RAM Size:
- 136K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.2V ~ 3.6V
- Data Converters:
- A/D 8x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC4317JBD144E FAQ
1.How can I place an order for LPC4317JBD144E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC4317JBD144E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC4317JBD144E reliable?
The price and inventory of LPC4317JBD144E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC4317JBD144E is usually 5 days.
3.What payment methods are accepted for LPC4317JBD144E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC4317JBD144E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC4317JBD144E?
LPC4317JBD144E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC4317JBD144E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC4317JBD144E?
For technical support, including LPC4317JBD144E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC4317JBD144E requirements.
6.How does Aetrix verify that LPC4317JBD144E is sourced from the original manufacturer or authorized distributors?
All LPC4317JBD144E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC4317JBD144E meets industry standards.
7.What is the process for return or replacement of LPC4317JBD144E?
All LPC4317JBD144E units undergo pre-shipment inspection (PSI). If there is an issue with LPC4317JBD144E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC4317JBD144E part is unused and in its original packaging.
Return procedure for LPC4317JBD144E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC4317JBD144E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

