NXP Semiconductors LPC4323JBD144E
- Part No.:
- LPC4323JBD144E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
LPC4323JBD144E.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,735
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC4323JBD144E from NXP Semiconductors is a dual-core ARM Cortex-M4F/M0 microcontroller in LQFP144 package, operating up to 204 MHz with 512 kB flash (256 kB per bank), 104 kB SRAM, no Ethernet or LCD controller, and integrated USB 2.0 Host/Device interface - used in motor control and industrial automation systems requiring deterministic real-time processing and peripheral offload.
For engineers reviewing the LPC4323JBD144E datasheet, LPC4323JBD144E pinout, LPC4323JBD144E application, or LPC4323JBD144E equivalent, key selection criteria include dual-core partitioning, USB0-only connectivity, absence of Ethernet/LCD, 83 GPIO count, and J-grade temperature range (−40 °C to +105 °C) for harsh-environment deployment.
Technical Context
The LPC4323JBD144E integrates an ARM Cortex-M4F core with hardware FPU and MPU plus a companion Cortex-M0 coprocessor running at up to 204 MHz, enabling asymmetric task partitioning where the M0 handles peripheral management and the M4 executes time-critical algorithms. Memory architecture includes dual-bank flash for safe firmware updates and multiple SRAM blocks with independent power-down capability.
Digital peripherals include a State Configurable Timer (SCTimer/PWM) supporting complex waveform generation, two SSP controllers with DMA, C_CAN 2.0B, quad-SPI Flash Interface (SPIFI), and an External Memory Controller (EMC) supporting SDRAM/NOR. Analog features comprise two 10-bit ADCs (8 channels each, 400 kSamples/s) and one 10-bit DAC (400 kSamples/s).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Dual-core: ARM Cortex-M4F (204 MHz, FPU, MPU) + Cortex-M0 (204 MHz, peripheral offload) |
| Memory | 512 kB flash (256 kB bank A + 256 kB bank B); 104 kB SRAM; 16 kB EEPROM; 64 kB ROM boot code |
| USB Interface | One High-speed USB 2.0 Host/Device/OTG with on-chip PHY; second USB port omitted (USB1 not implemented) |
| Analog I/O | Two 10-bit ADCs (8 channels each, 400 kSamples/s); one 10-bit DAC (400 kSamples/s) |
| GPIO & Peripherals | 83 general-purpose I/O pins; SCTimer/PWM; GIMA crossbar; SPIFI; EMC; two SSP; C_CAN; QEI (not available) |
| Package & Temp | LQFP144 (20 × 20 × 1.4 mm); industrial temperature grade J (−40 °C to +105 °C) |
| Power Supply | Single 3.3 V supply (2.4 V–3.6 V); on-chip DC-DC converter; RTC domain supports separate 3 V battery backup |
Pinout & Package
Package: LQFP144 (Plastic low-profile quad flat package; 144 leads; body 20 × 20 × 1.4 mm; SOT486-1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0 | GPIO / SSP1_MISO / ENET_RXD1 | Multi-function digital I/O; primary use as GPIO0[0]; supports SPI slave input or legacy Ethernet RX (unused in LPC4323JBD144E due to no Ethernet) |
| P1_15 | GPIO / ENET_RXD0 / U2_TXD | Configurable I/O; UART2 transmit output; Ethernet RXD0 function disabled (no Ethernet support) |
| P1_18 | GPIO / ENET_TXD0 / T0_MAT3 | Timer match output or GPIO; ENET_TXD0 inactive (Ethernet not present) |
| P1_19 | CLKOUT / I2S0_RX_MCLK / I2S1_TX_SCK | Programmable clock output or I2S master clock source; enables audio subsystem timing without external oscillator |
| P2_0 | USB0_VBUS / USB0_PPWR | VBUS monitoring and power control for USB0 port; active-HIGH VBUS drive signal with opposite polarity vs. legacy LPC parts |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core asymmetric execution | Offloads GPIO, timer, and communication handling to Cortex-M0, freeing Cortex-M4 for DSP-intensive tasks like motor control algorithms |
| Dual-bank flash memory | Enables seamless firmware updates via bank-swapping without system interruption - critical for field-deployed industrial controllers |
| SCTimer/PWM subsystem | Hardware-configurable state machine for generating multi-phase PWM, capture sequences, and event-driven timing - reduces CPU overhead in motor drives |
| Quad SPI Flash Interface (SPIFI) | Supports execute-in-place (XIP) from external SPI flash up to 52 MB/s, eliminating need for large on-chip flash while maintaining performance |
| Global Input Multiplexer Array (GIMA) | Routes signals between timers, ADCs, and SCTimer without software intervention - enables deterministic sensor-to-PWM latency in closed-loop systems |
Applications
| Motor Control | Industrial Automation |
|---|---|
Use Scenario: Three-phase BLDC motor drive with field-oriented control (FOC) and current sensing. IC Role / Device Role / Timing Role: LPC4323JBD144E serves as main motion controller: Cortex-M4 runs FOC algorithm and PWM generation; Cortex-M0 manages ADC sampling, encoder feedback, and CAN status reporting. Use Value: Dual-core isolation ensures jitter-free PWM timing (≤10 ns variation) and deterministic ADC trigger synchronization - essential for torque ripple reduction below 2 %. | Use Scenario: Programmable logic controller (PLC) I/O module with analog input conditioning and local decision logic. IC Role / Device Role / Timing Role: Acts as intelligent edge node: Cortex-M0 reads 8-channel 10-bit ADC data at 400 kSamples/s; Cortex-M4 processes thresholds, triggers alarms, and communicates via USB HID to host HMI. Use Value: On-chip DAC and ADC eliminate external signal chain components; SPIFI enables secure firmware update over USB without flash size constraints. |
| Power Management | White Goods |
Use Scenario: Digital power supply controller for AC-DC conversion with adaptive voltage regulation. IC Role / Device Role / Timing Role: Real-time supervisor: Cortex-M4 implements PID loop for output voltage control; Cortex-M0 monitors thermal sensors, fan speed, and fault flags via GPIO interrupts. Use Value: Hardware floating-point unit accelerates PID computation by 4× vs. integer-only cores; 104 kB SRAM accommodates multiple concurrent control loops and logging buffers. | Use Scenario: Washing machine main control board managing drum motor, water valves, temperature sensing, and user interface. IC Role / Device Role / Timing Role: Central system-on-chip: Cortex-M4 handles motor commutation and load balancing; Cortex-M0 manages touch panel I/O, buzzer, LED indicators, and SD card-based diagnostics. Use Value: J-grade temperature rating ensures reliable operation inside appliance enclosures up to 105 °C ambient; 16 kB EEPROM stores calibration data across power cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC4333JBD144 | Same package and pinout; adds Ethernet MAC and LCD controller; 512 kB flash, 136 kB SRAM | Required for designs needing IEEE 1588-capable industrial networking or TFT display interface | Select when Ethernet or display functionality is mandatory; otherwise LPC4323JBD144E offers lower cost and reduced feature set for focused control tasks |
| LPC4322JBD144 | Same package; flash configured as single 512 kB bank (no bank B); identical SRAM, peripherals, and temperature grade | Suitable for applications not requiring dual-bank firmware update capability | Choose for simpler bootloader implementations or cost-sensitive volume production where bank-swapping is unnecessary |
Compared with LPC4333JBD144 and LPC4322JBD144, the LPC4323JBD144E provides optimal balance of dual-bank flash safety, USB-only connectivity, and J-grade reliability - making it ideal for motor control and embedded power systems where Ethernet and LCD are superfluous.
Availability
LPC4323JBD144E is available at Aetrix Electronics and suitable for motor control, industrial automation, and white goods applications requiring stable component supply, extended temperature operation, and long-term industrial lifecycle support.
Supply support for LPC4323JBD144E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The LPC43xx product line delivers high-performance dual-core microcontrollers optimized for real-time embedded control, combining ARM Cortex-M4F and Cortex-M0 processors with rich analog/digital peripherals for industrial motor drives and smart power systems.
FAQ
What is the maximum operating frequency of the LPC4323JBD144E?
The LPC4323JBD144E operates at a maximum CPU frequency of 204 MHz for both the ARM Cortex-M4F and Cortex-M0 cores. This frequency is achieved using internal PLLs fed from the 12 MHz internal RC oscillator (trimmed to ±3 % accuracy) or an external crystal (1 MHz–25 MHz). The device maintains full peripheral functionality at this speed, including USB 2.0 high-speed operation and real-time ADC sampling at 400 kSamples/s.
Does the LPC4323JBD144E support Ethernet or LCD interfaces?
No, the LPC4323JBD144E does not support Ethernet or LCD interfaces. Per Table 2 in the official datasheet, this variant explicitly omits both the 10/100T Ethernet MAC and LCD controller. These peripherals are present only in higher-tier variants like LPC435x and LPC433x. The LPC4323JBD144E retains USB0, SPIFI, EMC, SCTimer/PWM, and dual ADC/DAC - making it purpose-built for control-centric applications without networking or display requirements.
How many GPIO pins are available on the LPC4323JBD144E?
The LPC4323JBD144E provides 83 GPIO pins, as confirmed in Table 2 of the datasheet under the "GPIO" column for type number LPC4323JBD144. These are distributed across ports P0–P1 and PA–PF, with each pin supporting up to eight configurable functions via the System Configuration Unit (SCU). All 83 pins are accessible in the LQFP144 package and include programmable pull-up/pull-down resistors and interrupt capability.
What is the flash memory configuration of the LPC4323JBD144E?
The LPC4323JBD144E contains 512 kB of on-chip flash memory organized as two equal banks of 256 kB each (Bank A and Bank B). This dual-bank architecture enables robust firmware updates via bank-swapping - allowing new code to be written to one bank while the system executes from the other. The configuration is fixed and cannot be reconfigured as a single 512 kB block; this differs from the LPC4322JBD144, which uses a single-bank layout.
Is the LPC4323JBD144E qualified for extended temperature operation?
Yes, the LPC4323JBD144E is rated for industrial extended temperature operation from −40 °C to +105 °C, indicated by the "J" suffix in the part number. This qualification is verified per NXP's standard industrial testing protocols and applies across all specified electrical parameters, including CPU operation at 204 MHz, USB 2.0 functionality, and ADC/DAC performance. The device includes brownout detection with four programmable thresholds and a dedicated RTC power domain supporting battery backup.
LPC4323JBD144E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 144-LQFP
- Series:
- LPC43xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4/M0
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 204MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 83
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 16K x 8
- RAM Size:
- 104K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.2V ~ 3.6V
- Data Converters:
- A/D 8x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC4323JBD144E FAQ
1.How can I place an order for LPC4323JBD144E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC4323JBD144E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC4323JBD144E reliable?
The price and inventory of LPC4323JBD144E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC4323JBD144E is usually 5 days.
3.What payment methods are accepted for LPC4323JBD144E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC4323JBD144E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC4323JBD144E?
LPC4323JBD144E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC4323JBD144E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC4323JBD144E?
For technical support, including LPC4323JBD144E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC4323JBD144E requirements.
6.How does Aetrix verify that LPC4323JBD144E is sourced from the original manufacturer or authorized distributors?
All LPC4323JBD144E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC4323JBD144E meets industry standards.
7.What is the process for return or replacement of LPC4323JBD144E?
All LPC4323JBD144E units undergo pre-shipment inspection (PSI). If there is an issue with LPC4323JBD144E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC4323JBD144E part is unused and in its original packaging.
Return procedure for LPC4323JBD144E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC4323JBD144E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

