NXP Semiconductors LPC4323JET100E
- Part No.:
- LPC4323JET100E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-TFBGA
- Datasheet:
-
LPC4323JET100E.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 100TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,505
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC4323JET100E from NXP Semiconductors is a dual-core ARM Cortex-M4F/M0 microcontroller designed for real-time embedded control with integrated USB 2.0 Host/Device capability, 512 kB flash (256 kB per bank), 104 kB SRAM, and operation up to 204 MHz. It supports industrial motor control, power management, and e-metering applications requiring deterministic processing, peripheral offload, and robust I/O.
For engineers reviewing the LPC4323JET100E datasheet, LPC4323JET100E pinout, LPC4323JET100E application, or LPC4323JET100E equivalent, key selection criteria include its TFBGA100 package, absence of Ethernet/LCD, dual USB support (one with on-chip PHY, one ULPI-only), and 49 GPIOs - critical for compact, cost-sensitive industrial controllers.
Technical Context
The LPC4323JET100E implements a tightly coupled dual-core architecture: the Cortex-M4F core handles high-performance signal processing and real-time tasks with hardware FPU and MPU, while the Cortex-M0 co-processor manages peripheral handling and system control at up to 204 MHz. Both cores share memory via AHB multilayer matrix and coordinate through event router and GIMA crossbar.
It integrates configurable peripherals including State Configurable Timer (SCTimer/PWM), Serial GPIO (SGPIO), Quad SPI Flash Interface (SPIFI), two C_CAN 2.0B controllers, and dual 10-bit ADCs (400 kSamples/s, 4 channels total). Clocking uses three PLLs - one for CPU, one for USB, one for audio - with crystal oscillator (1–25 MHz) and 12 MHz IRC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Dual-core: ARM Cortex-M4F (204 MHz, FPU, MPU) + Cortex-M0 (204 MHz, coprocessor) |
| Memory | 512 kB flash (dual-bank), 104 kB SRAM, 16 kB EEPROM, 64 kB ROM boot/driver space |
| USB Interfaces | USB0: High-speed Host/Device/OTG with on-chip HS PHY; USB1: Host/Device with ULPI interface only (no on-chip PHY) |
| Analog Peripherals | Two 10-bit ADCs (400 kSamples/s, 4 input channels each), one 10-bit DAC (400 kSamples/s) |
| Digital I/O | 49 GPIO pins with configurable pull-up/down, DMA-capable ports, and eight edge/level interrupt sources |
| Package & Temp | TFBGA100 (9 × 9 × 0.7 mm), industrial temperature range (−40 °C to +105 °C) |
| Power Supply | Single 3.3 V supply (2.4 V–3.6 V); on-chip DC-DC converter for core; RTC domain supports separate 3 V battery backup |
Pinout & Package
Package: TFBGA100 (SOT926-1), plastic thin fine-pitch ball grid array, 100 balls, 0.5 mm pitch, body size 9 mm × 9 mm × 0.7 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0 (G2) | GPIO / SSP1_MISO / ENET_RXD1 / I2S0_TX_WS | Multi-function digital I/O; primary use as GPIO0[0] or SPI slave input; no Ethernet function in LPC4323JET100E (Ethernet disabled per Table 2) |
| P1_15 (K8) | GPIO / U2_TXD / ENET_RXD0 / T0_MAT1 | UART2 transmit output or timer match output; ENET_RXD0 not functional (Ethernet absent in this variant) |
| P1_19 (K9) | ENET_TX_CLK / SSP1_SCK / CLKOUT / I2S0_RX_MCLK | Configurable clock source; default use as SSP1 serial clock or I2S master clock; Ethernet clock unused |
| P1_7 (G4) | GPIO / U1_DSR / CTOUT_13 / EMC_D0 / USB0_PPWR | UART1 DSR input or SCTimer output; USB0_PPWR drives external VBUS charge pump (active-HIGH polarity) |
| VDDA / VSSA | Analog Power / Ground | Dedicated 3.3 V analog supply and ground pins; require local decoupling for ADC/DAC accuracy |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core asymmetric processing | Cortex-M4F handles real-time computation and DSP; Cortex-M0 manages USB stack, CAN, and peripheral state machines - reducing M4 load by ~35 % in typical motor control firmware |
| SCTimer/PWM subsystem | State-configurable timer with event-driven transitions enables complex PWM waveforms (e.g., 3-phase BLDC commutation) without CPU intervention |
| Quad SPI Flash Interface (SPIFI) | 4-lane SPI supporting execute-in-place (XIP) from external flash at up to 52 MB/s - eliminates need for large internal RAM for code storage |
| GIMA crossbar routing | Global Input Multiplexer Array connects 32+ inputs (ADC, timers, GPIO) to 16+ event-driven peripherals - enables flexible trigger chains for synchronized sampling and response |
| USB dual-role flexibility | USB0 supports full OTG with on-chip PHY; USB1 provides host/device via ULPI - allows simultaneous device-mode HID + host-mode SD card reader in e-metering gateways |
Applications
| Industrial Motor Control | Smart Energy Metering |
|---|---|
Use Scenario: Closed-loop control of 3-phase PMSM motors in HVAC compressors and pump drives. IC Role / Device Role / Timing Role: Primary controller executing FOC algorithm on Cortex-M4F; Cortex-M0 handles encoder QEI (not present in LPC4323JET100E) and CAN communication. Use Value: Dual-core partitioning isolates safety-critical motion control from communication stacks, meeting IEC 61800-5-2 timing requirements. |
Use Scenario: Multi-tariff electricity meter with tamper detection, PLC/HPLC backhaul, and secure firmware updates. IC Role / Device Role / Timing Role: Main MCU managing metrology ADC sampling, encryption (ROM-based AES), and dual CAN/USB interfaces for data upload. Use Value: 10-bit dual ADCs sample voltage/current simultaneously at 400 kSamples/s; 16 kB EEPROM stores calibration constants with 100k-cycle endurance. |
| Embedded Audio Gateway | Industrial Power Management Unit |
Use Scenario: Audio bridge between I2S microphones, USB audio class devices, and Bluetooth LE modules in smart speakers. IC Role / Device Role / Timing Role: I2S0/I2S1 interfaces handle multi-channel audio capture/playback; Cortex-M0 runs USB audio class stack. Use Value: Dedicated I2S clocks (RX_MCLK, TX_SCK) and DMA paths ensure <50 µs jitter for 48 kHz stereo streams. |
Use Scenario: DIN-rail mounted power supply supervisor monitoring AC input, DC outputs, and thermal sensors in factory automation systems. IC Role / Device Role / Timing Role: Real-time monitoring unit using ADCs for voltage/current sensing, RTC alarm for scheduled diagnostics, and GPIOs for relay control. Use Value: Ultra-low power RTC domain (256 B backup RAM) maintains time and alarms during main power loss; brownout detect with four thresholds prevents erratic behavior during sag events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC4333JET100 | Same TFBGA100 package, identical core/peripheral set, but includes Ethernet MAC (disabled in LPC4323JET100E) and LCD controller (not present) | Supports networked HMI and remote firmware update over Ethernet; LPC4323JET100E lacks RMII/MII pins and associated PHY interface logic | Select LPC4333JET100 if future Ethernet connectivity is required; LPC4323JET100E reduces BOM cost by omitting unused Ethernet PHY support circuitry |
| LPC4322JET100 | Identical package and temperature grade, but flash configured as single 512 kB bank (no dual-bank) and no motor control PWM block | Cannot perform in-field firmware updates with zero downtime; lacks dedicated 3-phase PWM generator for motor drive | Choose LPC4322JET100 for simpler control tasks without field-upgrade or motor control needs; LPC4323JET100E enables safe dual-bank OTA updates and basic PWM generation |
Compared with LPC4333JET100 and LPC4322JET100, the LPC4323JET100 offers optimal balance for cost-constrained industrial controllers: retaining dual-bank flash for robust firmware updates and USB dual-role capability, while removing unused Ethernet and LCD logic to reduce die size and power consumption.
Availability
LPC4323JET100E is available at Aetrix Electronics and suitable for industrial motor control, smart energy metering, embedded audio gateways, and power management units requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LPC4323JET100E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The LPC43xx family was designed to deliver scalable dual-core performance for real-time industrial control, combining Cortex-M4F computational power with Cortex-M0 peripheral management - enabling deterministic response, functional safety partitioning, and reduced software complexity.
FAQ
What is the maximum operating frequency of the LPC4323JET100E?
The LPC4323JET100E operates at a maximum CPU frequency of 204 MHz for both the ARM Cortex-M4F and Cortex-M0 cores. This frequency is achieved using the on-chip PLLs with an external crystal (1–25 MHz) or the internal 12 MHz RC oscillator. The actual sustained frequency depends on voltage (2.4–3.6 V) and thermal conditions within the −40 °C to +105 °C industrial range.
Does the LPC4323JET100E support Ethernet connectivity?
No, the LPC4323JET100E does not support Ethernet. Per Table 2 in the official datasheet, Ethernet is explicitly marked "no" for this variant. The part lacks the necessary RMII/MII pin assignments and internal MAC interface logic - unlike LPC4333JET100 or LPC4353JET256. USB and CAN are the primary communication interfaces.
How many GPIO pins are available on the LPC4323JET100E in the TFBGA100 package?
The LPC4323JET100E provides 49 GPIO pins in the TFBGA100 package. These are distributed across ports P0, P1, and PA–PF, with each pin supporting up to eight multiplexed functions (e.g., UART, SSP, I2S, SCTimer). Pin count is confirmed in Table 2 and matches the "GPIO" column value for LPC4323JET100 in the ordering information section.
What USB capabilities does the LPC4323JET100E offer?
The LPC4323JET100E features two USB 2.0 interfaces: USB0 supports Host/Device/OTG with an integrated high-speed PHY; USB1 supports Host/Device mode only via ULPI interface - requiring an external high-speed PHY. Neither interface supports USB charging detection or proprietary vendor extensions beyond standard USB 2.0 specification compliance.
Is the LCD controller available on the LPC4323JET100E?
No, the LCD controller is not available on the LPC4323JET100E. As specified in Table 2, the "LCD" column shows "no" for this part number. The LCD controller is only present on higher variants like LPC4357/53 and is physically absent from the LPC4323 silicon - meaning no related pins (e.g., LCD_VD0–VD23, LCD_PWR, LCD_BIAS) are bonded out in the TFBGA100 package.
LPC4323JET100E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-TFBGA
- Series:
- LPC43xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4/M0
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 204MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, WDT
- Number of I/O:
- 49
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 16K x 8
- RAM Size:
- 104K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.2V ~ 3.6V
- Data Converters:
- A/D 4x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC4323JET100E FAQ
1.How can I place an order for LPC4323JET100E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC4323JET100E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC4323JET100E reliable?
The price and inventory of LPC4323JET100E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC4323JET100E is usually 5 days.
3.What payment methods are accepted for LPC4323JET100E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC4323JET100E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC4323JET100E?
LPC4323JET100E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC4323JET100E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC4323JET100E?
For technical support, including LPC4323JET100E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC4323JET100E requirements.
6.How does Aetrix verify that LPC4323JET100E is sourced from the original manufacturer or authorized distributors?
All LPC4323JET100E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC4323JET100E meets industry standards.
7.What is the process for return or replacement of LPC4323JET100E?
All LPC4323JET100E units undergo pre-shipment inspection (PSI). If there is an issue with LPC4323JET100E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC4323JET100E part is unused and in its original packaging.
Return procedure for LPC4323JET100E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC4323JET100E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

