NXP Semiconductors LPC4337JET100E
- Part No.:
- LPC4337JET100E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-TFBGA
- Datasheet:
-
LPC4337JET100E.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,035
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC4337JET100E from NXP Semiconductors is a dual-core ARM Cortex-M4F/M0 microcontroller with 1 MB flash, 136 kB SRAM, and integrated Ethernet MAC, dual high-speed USB (one with on-chip PHY), and 10-bit ADC/DAC - deployed in industrial gateways requiring deterministic real-time control and networked I/O.
For engineers reviewing the LPC4337JET100E datasheet, LPC4337JET100E pinout, LPC4337JET100E application, or LPC4337JET100E equivalent, key selection criteria include TFBGA100 package footprint, -40°C to +105°C industrial temperature grade, absence of LCD controller and QEI, and USB1 limited to full-speed PHY only (no ULPI).
Technical Context
The LPC4337JET100E implements a tightly coupled dual-core architecture: the Cortex-M4F core runs at up to 204 MHz with hardware FPU and MPU, while the Cortex-M0 coprocessor operates concurrently at up to 204 MHz for peripheral offload and deterministic interrupt handling. Both cores share access to AHB multilayer matrix and multiple SRAM banks.
Its peripheral set includes a 10/100T Ethernet MAC with IEEE 1588 v2 timestamping, two high-speed USB controllers (USB0 with on-chip HS PHY; USB1 with on-chip FS PHY only), quad SPI Flash Interface (SPIFI) supporting execute-in-place, and dual 10-bit ADCs (400 kSamples/s, 4 channels total) - all accessible via GIMA crossbar routing and configurable through SCU registers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Dual-core: ARM Cortex-M4F @ 204 MHz + Cortex-M0 @ 204 MHz - enables real-time task partitioning with shared memory and inter-core messaging. |
| Memory | 1 MB dual-bank flash (512 kB per bank), 136 kB SRAM, 16 kB EEPROM, 64 kB ROM - supports secure boot, firmware updates without downtime, and data logging. |
| USB Interfaces | USB0: HS Host/Device/OTG with on-chip HS PHY; USB1: FS Host/Device only (no ULPI) - limits external HS PHY integration for second port. |
| Analog Peripherals | Two 10-bit ADCs (400 kS/s, 4 total channels), one 10-bit DAC (400 kS/s) - suitable for sensor acquisition and basic waveform generation in compact systems. |
| Package & Temp | TFBGA100 (9 × 9 × 0.7 mm), -40°C to +105°C - enables high-density PCB layout in harsh industrial environments. |
| Connectivity | 10/100T Ethernet MAC (RMII/MII, IEEE 1588 v2), C_CAN 2.0B ×2, SPIFI, SSP ×2, I²C ×2, I²S ×2 - provides deterministic networking and multi-protocol fieldbus support. |
| Digital I/O | 49 GPIO pins with configurable pull-up/down, DMA-capable ports, and group interrupt capability - sufficient for compact HMI, power monitoring, or motor interface boards. |
Pinout & Package
Package: TFBGA100 (SOT926-1), 9 mm × 9 mm × 0.7 mm body, 100-ball array, 0.5 mm pitch, lead-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDA | Analog power supply | 3.3 V analog domain input; requires local decoupling for ADC/DAC reference stability. |
| VSSA | Analog ground | Separate analog return path; must be isolated from digital ground at single-point connection. |
| P1_15 | ENET_RXD0 / GPIO0[2] | Ethernet RMII receive data line 0 or general-purpose I/O - critical for RMII interface implementation. |
| P1_19 | ENET_TX_CLK / CLKOUT | Provides 50 MHz RMII reference clock or programmable system clock output - eliminates need for external oscillator in RMII mode. |
| USB0_VBUS | USB0 overcurrent sense | Monitors VBUS for overcurrent events; requires external current-sense circuitry per USB spec. |
| SD_DAT0–3 | SD/MMC data bus | 4-bit SDIO interface supporting eMMC and SD cards - enables local firmware storage and data logging. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core asymmetric processing | Offloads communication stacks (M0) from real-time control tasks (M4F), reducing jitter and simplifying RTOS partitioning. |
| IEEE 1588-2008 v2 support | Hardware timestamping in Ethernet MAC enables sub-microsecond synchronization for industrial PLCs and motion controllers. |
| SPIFI execute-in-place (XIP) | Direct code execution from quad-SPI flash eliminates RAM footprint overhead and accelerates boot time. |
| GIMA crossbar routing | Allows dynamic reassignment of timer, ADC, and SCT outputs to any GPIO - increases design flexibility without PCB respin. |
| Secure boot and OTP memory | 64-bit + 256-bit one-time programmable memory stores cryptographic keys and device identity for secure firmware authentication. |
Applications
| Industrial Gateway | Energy Metering |
|---|---|
Use Scenario: Aggregating Modbus RTU/ASCII data from legacy sensors and bridging to Ethernet/IP or MQTT networks. IC Role / Device Role / Timing Role: Dual-core handles protocol translation (M0) and real-time packet scheduling (M4F); Ethernet MAC with IEEE 1588 ensures synchronized reporting intervals. Use Value: Eliminates external bridge ICs; reduces BOM cost and board area while maintaining deterministic latency under 10 ms. | Use Scenario: High-accuracy residential/commercial electricity meter with tamper detection and remote firmware update. IC Role / Device Role / Timing Role: ADC samples voltage/current at 400 kS/s; RTC with battery backup maintains billing timestamps during mains failure. Use Value: Integrated 10-bit ADC and EEPROM enable Class 0.5 accuracy calibration storage and secure metering log retention. |
| Smart Power Controller | RFID Reader Hub |
Use Scenario: DIN-rail mounted AC/DC power supply with telemetry, fault logging, and remote configuration. IC Role / Device Role / Timing Role: Cortex-M4F executes PID loop for output regulation; USB0 provides field-service interface; USB1 hosts RFID reader firmware loader. Use Value: Single-chip solution replaces discrete MCU + USB transceiver + EEPROM, cutting assembly cost by 32%. | Use Scenario: Multi-protocol UHF RFID reader hub managing up to four antenna ports and reporting tag reads via Ethernet. IC Role / Device Role / Timing Role: SCTimer/PWM generates precise RF carrier timing; Ethernet MAC streams tag data with IEEE 1588-aligned timestamps. Use Value: Hardware timestamping enables synchronized multi-reader deployments for accurate location triangulation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core ARM microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC4337JBD144 | LQFP144 package (20 × 20 mm), 83 GPIO, includes motor control PWM and QEI - absent in LPC4337JET100E. | Required for three-phase motor control or rotary encoder feedback; unsuitable where board space is constrained. | Select when mechanical interface demands larger pin count and motion control peripherals. |
| LPC4357JET256 | LBGA256 package (17 × 17 mm), 164 GPIO, adds LCD controller and full QEI - not present in LPC4337JET100E. | Needed for embedded HMI with TFT display or high-resolution position sensing; over-spec for headless gateways. | Choose when expanding to human-machine interface or advanced motion profiling is planned. |
Compared with LPC4337JBD144 and LPC4357JET256, the LPC4337JET100E delivers identical dual-core performance and Ethernet/USB functionality in the smallest footprint (9 × 9 mm), making it optimal for space-constrained industrial edge nodes where LCD and QEI are unnecessary.
Availability
LPC4337JET100E is available at Aetrix Electronics and suitable for industrial gateways, smart energy meters, DIN-rail power controllers, and RFID reader hubs requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LPC4337JET100E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The LPC43xx product line was designed for high-performance, mixed-signal industrial control systems requiring deterministic dual-core processing, real-time networking, and robust peripheral integration - targeting gateway, metering, and automation equipment.
FAQ
What is the maximum operating frequency of the LPC4337JET100E?
The LPC4337JET100E supports CPU operation up to 204 MHz on both the ARM Cortex-M4F and Cortex-M0 cores. This frequency is achieved using internal PLLs fed from the 12 MHz IRC or an external crystal (1–25 MHz), with voltage and temperature derating applied per the datasheet's electrical characteristics table. The LPC4337JET100E maintains this speed across its full -40°C to +105°C industrial temperature range when supplied with 3.3 V ±10%.
Does the LPC4337JET100E include an LCD controller?
No, the LPC4337JET100E does not include an LCD controller. According to Table 2 in the official NXP datasheet (Rev. 5.4), LCD support is explicitly marked "no" for all LPC433x variants including LPC4337JET100E. This distinguishes it from LPC435x parts like LPC4357JET256, which do integrate an LCD controller supporting up to 1024×768 resolution.
How many USB interfaces does the LPC4337JET100E support, and what are their capabilities?
The LPC4337JET100E supports two USB interfaces: USB0 is a high-speed (480 Mbps) Host/Device/OTG controller with an integrated on-chip high-speed PHY; USB1 is a full-speed (12 Mbps) Host/Device controller with an integrated full-speed PHY only - it lacks ULPI interface support, precluding connection to external high-speed PHYs. This configuration is confirmed in Table 2 of the NXP datasheet for LPC4337JET100E.
What is the GPIO count and peripheral mapping capability of the LPC4337JET100E?
The LPC4337JET100E provides 49 GPIO pins, each configurable via the System Configuration Unit (SCU) to support up to eight alternate functions including UART, I²C, SSP, I²S, USB, Ethernet, and ADC inputs. Pin multiplexing is documented in Table 3 of the datasheet, and the Global Input Multiplexer Array (GIMA) allows dynamic routing of timer, SCT, and ADC events to any GPIO - enabling flexible signal routing without hardware changes.
Is the LPC4337JET100E pin-compatible with other LPC43xx variants in the TFBGA100 package?
Yes, the LPC4337JET100E shares identical pinout and ball assignment with all other LPC43xx devices offered in the TFBGA100 package (e.g., LPC4333JET100, LPC4327JET100, LPC4317JET100), as verified in Figure 3 ("Pin configuration TFBGA100 package") and Table 3 ("Pin description") of the NXP datasheet. This enables direct substitution within the same family when flash size, SRAM, or peripheral requirements align.
LPC4337JET100E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-TFBGA
- Series:
- LPC43xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4/M0
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 204MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, WDT
- Number of I/O:
- 49
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 16K x 8
- RAM Size:
- 136K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.2V ~ 3.6V
- Data Converters:
- A/D 4x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC4337JET100E FAQ
1.How can I place an order for LPC4337JET100E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC4337JET100E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC4337JET100E reliable?
The price and inventory of LPC4337JET100E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC4337JET100E is usually 5 days.
3.What payment methods are accepted for LPC4337JET100E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC4337JET100E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC4337JET100E?
LPC4337JET100E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC4337JET100E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC4337JET100E?
For technical support, including LPC4337JET100E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC4337JET100E requirements.
6.How does Aetrix verify that LPC4337JET100E is sourced from the original manufacturer or authorized distributors?
All LPC4337JET100E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC4337JET100E meets industry standards.
7.What is the process for return or replacement of LPC4337JET100E?
All LPC4337JET100E units undergo pre-shipment inspection (PSI). If there is an issue with LPC4337JET100E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC4337JET100E part is unused and in its original packaging.
Return procedure for LPC4337JET100E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC4337JET100E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

