NXP Semiconductors LPC4337JET256,551
- Part No.:
- LPC4337JET256,551
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 256-LBGA
- Datasheet:
-
LPC4337JET256,551.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 256LBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,262
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC4337JET256 from NXP Semiconductors is a dual-core ARM Cortex-M4F/M0 microcontroller designed for high-performance embedded control with real-time processing demands. It operates at up to 204 MHz, integrates 1 MB flash (dual-bank), 136 kB SRAM, Ethernet MAC, two high-speed USB 2.0 interfaces, and supports industrial motor control and power management systems.
For engineers reviewing the LPC4337JET256 datasheet, LPC4337JET256 pinout, LPC4337JET256 application, or LPC4337JET256 equivalent, this page delivers verified core architecture details, package-specific pin mapping, functional peripheral allocation, and validated alternative options for design continuity and supply resilience.
Technical Context
The LPC4337JET256 implements a tightly coupled dual-core architecture: the Cortex-M4F handles signal-intensive tasks (e.g., motor FOC, audio processing) with hardware FPU and DSP instructions, while the Cortex-M0 co-processor manages peripheral offload and deterministic I/O handling at up to 204 MHz. Both cores share access to AHB multilayer matrix interconnect and multiple SRAM banks.
Its peripheral subsystem includes an Ethernet MAC with IEEE 1588 v2 timestamping support, dual high-speed USB 2.0 controllers (one with on-chip HS PHY, one with ULPI interface), quad SPI Flash Interface (SPIFI) enabling execute-in-place, and a State Configurable Timer (SCTimer/PWM) for flexible waveform generation - all accessible via GIMA crossbar routing for event-driven synchronization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Dual-core: ARM Cortex-M4F (204 MHz, FPU, MPU) + Cortex-M0 (204 MHz, NVIC) |
| Memory | 1 MB dual-bank flash (512 kB per bank), 136 kB SRAM, 16 kB EEPROM, 64 kB ROM boot code |
| Connectivity | Ethernet 10/100 MAC with RMII/MII & IEEE 1588 v2; two USB 2.0 (Host/Device/OTG + Host/Device w/ULPI) |
| Analog Peripherals | Two 10-bit ADCs (8 channels each, 400 kS/s), one 10-bit DAC (400 kS/s) |
| Digital Peripherals | SPIFI (52 MB/s), SCTimer/PWM, GIMA, EMC (SDRAM/NOR/SRAM), SD/MMC, C_CAN 2.0B ×2, I2S ×2 |
| GPIO & Timing | 164 GPIO pins (A–F, P0–P9), eight-channel DMA, four general-purpose timers, QEI, WWDT, RTC with battery backup |
| Package | LBGA256 (17 mm × 17 mm × 1 mm, SOT740-2) |
Pinout & Package
Package: LBGA256 (Plastic low-profile ball grid array; 256 balls; body 17 × 17 × 1 mm; SOT740-2). Pin functions are defined per ball position in the official NXP pinout diagram for LBGA256 - only pins assigned to LPC4337JET256 in Table 3 of the datasheet are valid.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0 | GPIO / SSP1_MISO / ENET_RXD1 / I2S0_TX_WS | Multi-function digital I/O supporting Ethernet receive, SPI slave interface, and I2S word select - configurable via SCU registers |
| P1_15 | GPIO / ENET_RXD0 / U2_TXD / T0_MAT1 | Enables simultaneous Ethernet data input, USART2 transmit, and timer match output - critical for synchronized networked control loops |
| P1_19 | ENET_TX_CLK / SSP1_SCK / CLKOUT / I2S0_RX_MCLK | Shared clock domain for Ethernet transmit timing, SPI synchronous operation, system clock output, and I2S master clock - reduces external clock sources |
| P1_7 | GPIO / USB0_PPWR / EMC_D0 | VBUS drive control for USB power switching (active-HIGH, opposite polarity vs legacy LPC) and external memory data line 0 - requires pull-down at reset |
| P1_12 | GPIO / EMC_D5 / T0_CAP1 / SGPIO8 | Supports capture-based timing measurement (e.g., encoder edge detection) while serving as memory data bus line and configurable SGPIO - enables time-critical sensor interfacing |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core asymmetric processing | Cortex-M4F handles compute-intensive algorithms (e.g., PID + FOC), Cortex-M0 manages real-time I/O and interrupt servicing without CPU contention |
| IEEE 1588-2008 v2 Ethernet | Hardware timestamping in MAC enables sub-microsecond synchronization for industrial automation and distributed control systems |
| SPIFI execute-in-place (XIP) | Direct code execution from quad-SPI flash eliminates RAM footprint overhead and simplifies firmware update architecture |
| State Configurable Timer (SCTimer) | Event-triggered state machine with PWM, capture, and match outputs - replaces multiple discrete timers in motor control applications |
| GIMA crossbar routing | Dynamic connection of GPIO, timers, ADCs, and SCTimer inputs/outputs without fixed hardware paths - increases design flexibility and reuse |
| EMC with SDRAM support | External memory controller enables expansion beyond on-chip SRAM for GUI buffers, audio sample storage, or protocol stacks |
Applications
| Industrial Motor Control | Smart Energy Metering |
|---|---|
Use Scenario: Three-phase BLDC/PMSM motor drive with field-oriented control and real-time current sensing. IC Role / Device Role / Timing Role: LPC4337JET256 executes FOC algorithm on Cortex-M4F, uses SCTimer for precise PWM generation, and samples ADCs synchronously via GIMA-triggered events. Use Value: Dual-core isolation ensures deterministic PWM timing (<100 ns jitter) while background tasks (communication, logging) run on Cortex-M0 - no missed commutation edges. |
Use Scenario: DIN-rail mounted e-meter with tariff switching, tamper detection, and DLMS/COSEM protocol stack. IC Role / Device Role / Timing Role: LPC4337JET256 runs metering firmware on Cortex-M4F, handles secure communication (USB/Ethernet) on Cortex-M0, and logs data to EEPROM with RTC timestamping. Use Value: Integrated 10-bit dual ADCs achieve >99.9% accuracy over temperature; battery-backed RTC maintains billing integrity during mains failure. |
| Industrial Ethernet Gateway | Audio Processing Node |
Use Scenario: Protocol translator bridging Modbus RTU to EtherNet/IP or PROFINET. IC Role / Device Role / Timing Role: LPC4337JET256 uses Ethernet MAC with IEEE 1588 for precise packet timestamping and dual USB for configuration/debug; Cortex-M0 manages serial protocol framing. Use Value: Hardware-assisted timestamping meets <1 µs jitter requirement for industrial Ethernet determinism; dual USB ports enable concurrent host/device operation. |
Use Scenario: Low-latency audio mixer with I2S input/output, equalization, and USB audio class streaming. IC Role / Device Role / Timing Role: LPC4337JET256 routes I2S0/I2S1 streams via DMA, applies FIR filters on Cortex-M4F, and handles USB audio descriptors on Cortex-M0. Use Value: Dedicated I2S interfaces with independent MCLK/SCK/WS signals eliminate bit-clock skew; 400 kS/s DAC/ADC supports 192 kHz stereo sampling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core ARM microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC4357JET256 | Includes LCD controller and additional 16 kB SRAM; same pinout and core architecture | Required for HMI-integrated designs (TFT panels up to 1024×768); unnecessary cost if display not needed | Select when GUI capability is required; otherwise LPC4337JET256 offers identical control/peripheral performance at lower BOM cost |
| LPC4330JET256 | Same package and pinout; reduced flash (512 kB), no Ethernet MAC, no USB OTG support | Suitable for cost-sensitive, non-networked control applications (e.g., appliance sub-controllers) | Choose for simpler connectivity requirements; LPC4337JET256 adds Ethernet and dual USB without layout change |
Compared with LPC4357JET256, the LPC4337JET256 removes LCD support to reduce cost while retaining full Ethernet, dual USB, and dual-core performance; versus LPC4330JET256, it adds essential networking features without altering PCB layout or software porting effort.
Availability
LPC4337JET256 is available at Aetrix Electronics and suitable for industrial motor control, smart energy metering, and Ethernet gateway applications requiring stable component supply, long-term lifecycle assurance, and qualified sourcing for production ramp.
Supply support for LPC4337JET256 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and edge processing.
The LPC43xx product line was engineered for high-integration industrial control applications demanding real-time responsiveness, deterministic peripherals, and robust networking - targeting motor drives, energy infrastructure, and protocol gateways.
FAQ
What is the maximum operating frequency of the LPC4337JET256?
The LPC4337JET256 supports a maximum CPU frequency of 204 MHz for both its ARM Cortex-M4F and Cortex-M0 cores. This is achieved using internal PLLs fed from either an external crystal (1–25 MHz) or the 12 MHz internal RC oscillator, with voltage and temperature compensation ensuring stable operation across the -40 °C to +105 °C industrial range.
Does the LPC4337JET256 include an Ethernet MAC with IEEE 1588 support?
Yes, the LPC4337JET256 integrates a full 10/100T Ethernet MAC with both RMII and MII interfaces, DMA acceleration, and hardware-level IEEE 1588-2008 v2 timestamping. This enables precise time synchronization for industrial protocols like Precision Time Protocol (PTP) without external PHY timestamping logic.
How many USB interfaces does the LPC4337JET256 provide, and what are their capabilities?
The LPC4337JET256 provides two independent high-speed USB 2.0 interfaces: USB0 supports Host/Device/OTG modes with integrated high-speed PHY; USB1 supports Host/Device modes with on-chip full-speed PHY and ULPI interface for external high-speed PHY attachment - enabling dual-role connectivity and redundancy.
What is the flash and SRAM memory configuration of the LPC4337JET256?
The LPC4337JET256 contains 1 MB of on-chip flash memory organized in dual banks (512 kB each) for safe firmware updates, plus 136 kB of SRAM distributed across multiple AHB-accessible blocks (including 32 kB local SRAM for Cortex-M0). It also includes 16 kB EEPROM and 64 kB ROM with boot code and USB stack.
Is the LPC4337JET256 pin-compatible with other members of the LPC43xx family?
Yes, the LPC4337JET256 in LBGA256 package shares identical pinout and ball assignment with LPC4357JET256, LPC4333JET256, and LPC4330JET256 - enabling drop-in replacement within the same package variant, provided peripheral usage aligns with the specific part's feature set (e.g., Ethernet presence, flash size).
LPC4337JET256,551 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 256-LBGA
- Series:
- LPC43xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4/M0
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 204MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, Microwire, QEI, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 164
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 16K x 8
- RAM Size:
- 136K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.2V ~ 3.6V
- Data Converters:
- A/D 8x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC4337JET256,551 FAQ
1.How can I place an order for LPC4337JET256,551 through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC4337JET256,551 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC4337JET256,551 reliable?
The price and inventory of LPC4337JET256,551 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC4337JET256,551 is usually 5 days.
3.What payment methods are accepted for LPC4337JET256,551?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC4337JET256,551 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC4337JET256,551?
LPC4337JET256,551 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC4337JET256,551 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC4337JET256,551?
For technical support, including LPC4337JET256,551 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC4337JET256,551 requirements.
6.How does Aetrix verify that LPC4337JET256,551 is sourced from the original manufacturer or authorized distributors?
All LPC4337JET256,551 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC4337JET256,551 meets industry standards.
7.What is the process for return or replacement of LPC4337JET256,551?
All LPC4337JET256,551 units undergo pre-shipment inspection (PSI). If there is an issue with LPC4337JET256,551, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC4337JET256,551 part is unused and in its original packaging.
Return procedure for LPC4337JET256,551:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC4337JET256,551 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

