NXP Semiconductors LPC4367JET100E
- Part No.:
- LPC4367JET100E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-TFBGA
- Datasheet:
-
LPC4367JET100E.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,971
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC4367JET100E from NXP Semiconductors is a dual-core ARM Cortex-M4/M0 microcontroller for industrial and IoT edge applications, featuring 1 MB flash, 154 kB SRAM, dual high-speed USB (one with on-chip HS PHY, one with ULPI), 10/100T Ethernet MAC with IEEE 1588 support, and operation up to 204 MHz. It targets secure gateways and HMI systems requiring real-time co-processing and peripheral offload.
For engineers reviewing the LPC4367JET100E datasheet, LPC4367JET100E pinout, LPC4367JET100E application, or LPC4367JET100E equivalent, key selection considerations include its TFBGA100 package (100-ball, 9 × 9 mm), absence of integrated LCD controller, 4 ADC input channels (vs. 8 in larger variants), and 49 GPIOs - critical for space-constrained, connectivity-focused designs.
Technical Context
The LPC4367JET100E integrates an ARM Cortex-M4 core (204 MHz) with hardware FPU and MPU, plus two independent Cortex-M0 units: one application coprocessor and one dedicated subsystem managing SPI/SGPIO via a separate AHB matrix. Core-to-core communication occurs over a dedicated bridge with shared memory access.
Its peripheral architecture includes a dual-bank flash accelerator, GIMA crossbar for flexible event routing, SCTimer/PWM for deterministic timing control, and an External Memory Controller supporting SDRAM/NOR/SRAM. The TFBGA100 variant omits LCD controller but retains full Ethernet, USB, CAN, I2S, and EMC functionality.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | ARM Cortex-M4 @ 204 MHz + dual Cortex-M0 subsystems (application + SPI/SGPIO manager) |
| Memory | 1 MB dual-bank flash (512 kB per bank), 154 kB SRAM, 16 kB EEPROM, 64 kB ROM boot code |
| Connectivity | 10/100T Ethernet MAC with RMII/MII & IEEE 1588 v2 timestamping; two HS USB 2.0 interfaces (USB0: on-chip HS PHY; USB1: ULPI interface only) |
| Analog Peripherals | Two 10-bit ADCs (400 kSamples/s, 4 total usable channels in TFBGA100), one 10-bit DAC (400 kSamples/s) |
| Digital Interfaces | Quad SPI Flash Interface (SPIFI, 52 MB/s), two C_CAN 2.0B controllers, two SSPs, three USARTs, one UART, two I2C (1 Mbit/s Fast-mode Plus), two I2S |
| Package & Temp | TFBGA100 (9 × 9 × 0.7 mm), -40 °C to +105 °C operating range, single 3.3 V supply (2.4–3.6 V) |
| GPIO & Timing | 49 configurable GPIO pins with AHB-fast access and DMA support; four general-purpose timers, QEI, RI timer, WWDT, RTC with battery backup |
Pinout & Package
Package: TFBGA100 (Plastic thin fine-pitch ball grid array; 100 balls; body 9 × 9 × 0.7 mm; SOT926-1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 | Power Supply (VDDA) | Analog 3.3 V supply input; requires local decoupling for ADC/DAC stability |
| A2 | Ground (VSSA) | Analog ground reference; must be isolated from digital ground at PCB level |
| B1 | Reset (RESET) | Active-low reset input; internal pull-up; asserts on power-on and brownout |
| C1 | Crystal Input (XTALIN) | 1–25 MHz crystal oscillator input; paired with XTALOUT (D1) for system clock generation |
| E1 | USB0 VBUS Sense | Monitors USB0 bus presence; used by USB0 stack for device enumeration and power management |
| G2 | GPIO / SSP1_MISO / ENET_RXD1 | Multi-function pin: default GPIO0[0]; selectable as SPI slave input or Ethernet RX data line 1 (RMII/MII) |
| J1 | SD/MMC Interface | SD_DAT0 - primary data line for SD card communication; supports SDHC/SDXC protocols |
| K4 | Ethernet Control | EMC_BLS0 - byte lane select for external memory interface; also used as Ethernet BLS0 in RMII mode |
| H5 | UART1 Control | U1_DTR - Data Terminal Ready output for modem handshaking; driven by UART1 hardware |
| G10 | USB0 Power Control | USB0_PPWR - active-high VBUS drive signal; polarity inverted vs. legacy LPC parts; requires external charge pump |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core asymmetric processing | Cortex-M4 handles main application + real-time tasks; Cortex-M0 subsystem offloads SPI/SGPIO, freeing M4 cycles and reducing ISR latency |
| IEEE 1588-2008 v2 support | Hardware timestamping in Ethernet MAC enables sub-microsecond synchronization for industrial PLCs and time-sensitive networking |
| GIMA crossbar routing | Enables dynamic connection of 20+ peripherals (timers, ADC, SCT) to any of 16 event inputs without software intervention |
| SCTimer/PWM subsystem | State-configurable timer with match/capture, PWM generation, and input capture - ideal for motor control and LED dimming with deterministic jitter |
| Flexible USB configuration | USB0 supports Host/Device/OTG with integrated HS PHY; USB1 supports Host/Device via ULPI, enabling dual-role connectivity with external PHY |
Applications
| Industrial HMI Gateway | Secure IoT Edge Node |
|---|---|
|
Use Scenario: Compact gateway aggregating Modbus RTU sensors, BLE/Wi-Fi modules, and Ethernet backhaul in factory-floor HMIs. IC Role / Device Role / Timing Role: Main application processor (Cortex-M4) runs Linux Lite or FreeRTOS; Cortex-M0 subsystem manages serial sensor polling and GPIO-based status LEDs. Use Value: TFBGA100 footprint enables dense PCB layout; dual USB + Ethernet ensures redundant firmware updates and remote diagnostics without external PHYs. |
Use Scenario: Tamper-resistant smart meter or energy monitor with encrypted data logging, OTA updates, and grid synchronization. IC Role / Device Role / Timing Role: Cortex-M4 executes crypto stack (AES-256, SHA-256) and IEEE 1588 time sync; RTC domain maintains accurate billing timestamps during mains dropout. Use Value: On-chip 16 kB EEPROM stores keys and calibration data; brownout detection with four thresholds prevents corruption during voltage sags. |
| Communication Hub | Embedded Audio Endpoint |
|
Use Scenario: Protocol translator bridging RS-485 fieldbus, CAN bus, and TCP/IP networks in building automation systems. IC Role / Device Role / Timing Role: Cortex-M0 coprocessor handles CAN message filtering and RS-485 direction control; M4 runs TCP/IP stack and web server. Use Value: Dual C_CAN controllers and three USARTs with IrDA/Smart Card modes eliminate external transceivers; GIMA routes CAN events directly to SCT for time-stamped logging. |
Use Scenario: Low-latency audio mixer or voice assistant endpoint with analog mic input, I2S DAC output, and USB audio class support. IC Role / Device Role / Timing Role: I2S0/I2S1 interfaces stream stereo audio; 10-bit DAC drives line-out; USB0 provides Class 1 audio streaming to host PC. Use Value: Hardware FPU accelerates FFT-based noise cancellation; 400 kSamples/s ADC/DAC sampling supports 96 kHz audio paths with minimal CPU load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core ARM microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC4367JBD208 | LQFP208 package (208-pin), 142 GPIOs, includes LCD controller, same memory/peripherals | Required for HMI with integrated color TFT display; unsuitable for ultra-compact layouts | Select when display interface and higher GPIO count outweigh size constraints |
| LPC4357JET100 | Same TFBGA100 package, identical pinout, but 512 kB flash (vs. 1 MB), no USB1 ULPI interface | Limited firmware storage and no second USB host capability; insufficient for dual-USB field gateways | Choose only for cost-sensitive, single-USB applications where flash headroom is not required |
Compared with LPC4367JET100E, the JBD208 offers display integration and GPIO expansion at the cost of board area, while the LPC4357JET100 reduces flash and USB capability to lower BOM cost - neither is pin-compatible replacement, but both share identical peripheral register mapping and toolchain support.
Availability
LPC4367JET100E is available at Aetrix Electronics and suitable for industrial HMI gateways, secure IoT edge nodes, and communication hubs requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LPC4367JET100E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and edge processing.
The LPC436x product line was designed for high-performance, multi-protocol embedded applications demanding real-time co-processing, industrial-grade connectivity (Ethernet, USB, CAN), and robust security - targeting gateways, HMIs, and industrial control systems.
FAQ
What is the maximum operating frequency of the LPC4367JET100E?
The LPC4367JET100E operates at a maximum CPU frequency of 204 MHz for both the ARM Cortex-M4 and Cortex-M0 cores. This frequency is achieved using internal PLLs fed from a 1–25 MHz crystal or the 12 MHz internal RC oscillator, with the flash accelerator enabling zero-wait-state execution at full speed.
Does the LPC4367JET100E include an LCD controller?
No, the LPC4367JET100E does not include an LCD controller. As confirmed in Table 2 of the datasheet, the TFBGA100 package variant explicitly lists "no" under the LCD column. LCD functionality is only available on the LBGA256 and LQFP208 variants (LPC4367JET256 and LPC4367JBD208).
How many ADC input channels are accessible on the LPC4367JET100E?
The LPC4367JET100E supports 4 ADC input channels. Although the device contains two 10-bit ADCs (ADC0 and ADC1), the TFBGA100 package limits accessible analog input pins to four - matching the "4" entry in the ADC channels column of Table 2 for this part number.
What USB interfaces does the LPC4367JET100E support?
The LPC4367JET100E supports two high-speed USB 2.0 interfaces: USB0 includes an on-chip high-speed PHY and supports Host/Device/OTG modes; USB1 provides a ULPI interface only (no on-chip PHY), requiring an external high-speed PHY for full functionality.
Is the LPC4367JET100E pin-compatible with other LPC436x variants?
No, the LPC4367JET100E is not pin-compatible with LPC436x variants in LBGA256 or LQFP208 packages. Its TFBGA100 footprint (100-ball, 0.5 mm pitch) has distinct ball assignments and reduced GPIO count (49 vs. 142–164), making direct PCB substitution impossible without layout redesign.
LPC4367JET100E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-TFBGA
- Series:
- LPC43xx
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4/M0
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 204MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, Microwire, MMC/SD, QEI, SPI, SSI, SSP, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 49
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 16K x 8
- RAM Size:
- 154K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 16x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC4367JET100E FAQ
1.How can I place an order for LPC4367JET100E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC4367JET100E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC4367JET100E reliable?
The price and inventory of LPC4367JET100E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC4367JET100E is usually 5 days.
3.What payment methods are accepted for LPC4367JET100E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC4367JET100E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC4367JET100E?
LPC4367JET100E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC4367JET100E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC4367JET100E?
For technical support, including LPC4367JET100E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC4367JET100E requirements.
6.How does Aetrix verify that LPC4367JET100E is sourced from the original manufacturer or authorized distributors?
All LPC4367JET100E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC4367JET100E meets industry standards.
7.What is the process for return or replacement of LPC4367JET100E?
All LPC4367JET100E units undergo pre-shipment inspection (PSI). If there is an issue with LPC4367JET100E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC4367JET100E part is unused and in its original packaging.
Return procedure for LPC4367JET100E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC4367JET100E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

