My Inquiry
My Account
NXP Semiconductors LPC4367JET256E
- Part No.:
- LPC4367JET256E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 256-LBGA
- Datasheet:
-
LPC4367JET256E.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 256LBGA
- Quantity:
- Payment:
- Shipping:
Inventory:190
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC4367JET256E from NXP Semiconductors is a dual-core ARM Cortex-M4/M0 microcontroller for high-integration embedded systems, featuring 1 MB flash (dual-bank), 154 kB SRAM, Ethernet MAC with IEEE 1588 support, two High-speed USB 2.0 interfaces (one with on-chip HS PHY), and an LCD controller - deployed in industrial HMI and secure IoT gateways.
For engineers reviewing the LPC4367JET256E datasheet, LPC4367JET256E pinout, LPC4367JET256E application, or LPC4367JET256E equivalent, key selection criteria include dual-core real-time partitioning, external memory controller (EMC) support for SDRAM/NOR, 164 GPIOs with GIMA crossbar routing, and -40 °C to +105 °C industrial temperature grade.
Technical Context
The LPC4367JET256E integrates an ARM Cortex-M4 core (up to 204 MHz) with hardware FPU and MPU, plus a dedicated ARM Cortex-M0 coprocessor (204 MHz) for peripheral offload - connected via core-to-core bridge to the main AHB multilayer matrix. The M0 subsystem independently manages SPI and SGPIO peripherals using its own 2 kB + 16 kB SRAM.
Its clock system includes three PLLs: one for CPU/Bus operation, one for USB HS timing, and one configurable as audio PLL. The device supports IEEE 1588-2008 v2 time stamping via Ethernet MAC and features a quad-SPI Flash Interface (SPIFI) delivering up to 52 MB/s throughput.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual-core: ARM Cortex-M4 @ 204 MHz + ARM Cortex-M0 coprocessor @ 204 MHz - enables real-time task partitioning and peripheral offload without CPU contention. |
| Memory | 1 MB dual-bank flash (512 kB per bank), 154 kB SRAM, 16 kB EEPROM, 64 kB ROM - supports safe firmware updates, data logging, and boot code isolation. |
| Connectivity | Ethernet MAC (10/100T, RMII/MII, IEEE 1588), two High-speed USB 2.0 (USB0 with on-chip HS PHY, USB1 with ULPI), C_CAN 2.0B ×2 - suitable for networked edge devices with redundant comms paths. |
| Analog Peripherals | Two 10-bit ADCs (8 channels each, 400 kSamples/s), one 10-bit DAC (400 kSamples/s) - enables sensor fusion and analog control loops in industrial automation. |
| Digital Interfaces | External Memory Controller (EMC) for SDRAM/NOR/SRAM, LCD controller (up to 1024×768), SPIFI, SCTimer/PWM, GIMA crossbar, 164 GPIOs - supports complex HMI and multimedia peripherals. |
| Package & Temp | LBGA256 (17×17×1 mm), -40 °C to +105 °C operating range - qualified for harsh industrial environments and thermal-critical PCB layouts. |
Pinout & Package
Package: LBGA256 (SOT740-2), 17 mm × 17 mm × 1 mm, 256-ball grid array with 0.8 mm pitch. Designed for high-density routing and thermal dissipation in industrial control modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0 | GPIO0[0] / SSP1_MISO / ENET_RXD1 / I2S0_TX_WS | Multi-function digital I/O supporting Ethernet receive, SPI slave interface, and I2S word select - enables simultaneous protocol stacking on shared pins. |
| P1_15 | GPIO0[2] / U2_TXD / ENET_RXD0 / T0_MAT2 | Combines UART2 transmit, Ethernet RX data line 0, and timer match output - critical for synchronized communication and real-time event triggering. |
| P1_19 | ENET_TX_CLK / SSP1_SCK / CLKOUT / I2S0_RX_MCLK | Shared clock domain for Ethernet transmit, SPI serial clock, system clock output, and I2S master clock - simplifies clock tree design across multiple peripherals. |
| P2_3 | SGPIO12 / I2C1_SDA / U3_TXD / CTIN_1 | Configurable signal pin supporting I2C data, USART3 TX, and SCT capture input - allows flexible peripheral assignment without additional level-shifting. |
| P2_7 | GPIO0[7] / CTOUT_1 / Boot Select | Boot configuration pin: pulled LOW at reset enters ISP mode or external boot - essential for field firmware recovery and secure boot validation. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core asymmetric architecture | ARM Cortex-M4 handles application logic and DSP tasks; Cortex-M0 subsystem manages SPI/SGPIO and real-time I/O - eliminates RTOS scheduling overhead for time-critical peripherals. |
| IEEE 1588-2008 v2 support | Hardware timestamping in Ethernet MAC enables sub-microsecond synchronization for industrial PLCs and distributed motion control networks. |
| Quad SPI Flash Interface (SPIFI) | 4-lane interface achieving 52 MB/s read throughput - replaces parallel NOR flash, reducing PCB footprint and pin count while maintaining boot performance. |
| Global Input Multiplexer Array (GIMA) | Dynamic cross-connect of timers, SCT, ADCs, and PWMs to any GPIO - enables custom event-driven architectures without fixed signal routing constraints. |
| Power management | Four low-power modes (Sleep to Deep power-down), RTC on separate battery domain with 256 B backup RAM - extends uptime in battery-backed gateways and remote sensors. |
Applications
| Industrial HMI | Secure IoT Gateway |
|---|---|
Use Scenario: Touch-enabled factory floor display with real-time process visualization and local control logic. IC Role / Device Role / Timing Role: LPC4367JET256E serves as main application processor running GUI stack and Ethernet/USB host stacks, with Cortex-M0 handling touch controller SPI and LED indicator SGPIO. Use Value: Dual-core isolation prevents GUI rendering latency from disrupting real-time I/O response; LCD controller drives 1024×768 TFT without external frame buffer. |
Use Scenario: Edge gateway aggregating Modbus, CAN, and BLE sensor data, encrypting payloads, and forwarding to cloud via Ethernet or USB-connected cellular modem. IC Role / Device Role / Timing Role: Cortex-M4 executes TLS stack and protocol translation; Cortex-M0 subsystem manages C_CAN and SGPIO-based security module interface. Use Value: Hardware FPU accelerates ECC cryptography; IEEE 1588 enables time-synchronized log stamping across distributed sensor nodes. |
| Communication Hub | Embedded Audio System |
Use Scenario: Multi-protocol industrial router bridging EtherNet/IP, USB device peripherals, and RS-485 fieldbus networks. IC Role / Device Role / Timing Role: LPC4367JET256E acts as protocol gateway controller with Ethernet MAC, dual USB interfaces, and USARTs with RS-485 direction control (U2_DIR, U0_DIR). Use Value: EMC supports external SDRAM for packet buffering; GIMA routes UART RTS/CTS signals to GPIOs for automatic flow control handshake. |
Use Scenario: High-fidelity audio playback unit with I2S DAC output, SD card storage, and USB audio class support. IC Role / Device Role / Timing Role: Cortex-M4 processes audio decoding and USB audio class; I2S0/I2S1 interfaces drive stereo DAC and SPDIF transmitter; SPIFI loads firmware from quad-SPI flash. Use Value: Dual I2S controllers enable simultaneous playback and recording; 10-bit DAC delivers 400 kSamples/s for CD-quality audio reproduction. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core ARM microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC4357JET256E | Omits LCD controller; same dual-core, memory, and peripheral set otherwise. | Not suitable for TFT-based HMIs requiring native display engine. | Select when display output is handled externally or via FPGA; reduces cost where LCD is unused. |
| LPC4367JBD208 | Same silicon die, but LQFP208 package (28×28 mm); supports LCD but has only 142 GPIOs vs. 164. | Less dense routing, lower thermal performance, and no TFBGA100 pin compatibility. | Choose for prototyping or legacy board reuse where LBGA256 rework is impractical. |
Compared with LPC4357JET256E and LPC4367JBD208, the LPC4367JET256E uniquely combines full LCD controller capability, maximum GPIO count (164), and LBGA256 thermal/mechanical performance - making it optimal for space-constrained, graphics-intensive industrial edge devices.
Availability
LPC4367JET256E is available at Aetrix Electronics and suitable for industrial HMI, secure IoT gateways, and communication hubs requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LPC4367JET256E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and edge processing.
The LPC436x product line was designed for high-performance, multi-protocol embedded applications demanding real-time determinism, rich peripheral integration, and industrial-grade reliability - targeting HMI, gateway, and control systems.
FAQ
What is the maximum operating frequency of the LPC4367JET256E?
The LPC4367JET256E supports a maximum CPU frequency of 204 MHz for both its ARM Cortex-M4 and ARM Cortex-M0 cores. This frequency is achieved using the on-chip PLLs and is validated across the full -40 °C to +105 °C industrial temperature range specified for the LPC4367JET256E.
Does the LPC4367JET256E include hardware floating-point support?
Yes, the LPC4367JET256E integrates a single-precision hardware floating-point unit (FPU) directly into its ARM Cortex-M4 core. This enables efficient execution of DSP algorithms, motor control calculations, and cryptographic operations without software emulation overhead - a confirmed feature of the LPC4367JET256E silicon.
How many USB interfaces does the LPC4367JET256E support, and what are their capabilities?
The LPC4367JET256E includes two independent High-speed USB 2.0 interfaces: USB0 supports Host/Device/OTG with integrated high-speed PHY, while USB1 supports Host/Device with on-chip full-speed PHY and ULPI interface for external high-speed PHY. Both support DMA and are fully functional in the LPC4367JET256E.
What is the role of the Cortex-M0 subsystem in the LPC4367JET256E?
In the LPC4367JET256E, the Cortex-M0 subsystem operates on a separate AHB multilayer matrix and manages SPI and SGPIO peripherals using its dedicated 2 kB + 16 kB SRAM. It communicates with the main Cortex-M4 core via a hardware core-to-core bridge - enabling deterministic, low-latency peripheral control without burdening the application core.
Is the LCD controller available on all LPC4367JET256E package variants?
Yes, the LCD controller is present and fully functional on the LPC4367JET256E in LBGA256 package, supporting resolutions up to 1024×768 with CLUT and direct pixel mapping. This capability is explicitly confirmed in Table 2 of the datasheet for the LPC4367JET256E ordering option.
LPC4367JET256E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 256-LBGA
- Series:
- LPC43xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4/M0
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 204MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, Microwire, MMC/SD, QEI, SPI, SSI, SSP, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 164
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 16K x 8
- RAM Size:
- 154K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 3.6V
- Data Converters:
- A/D 16x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC4367JET256E FAQ
1.How can I place an order for LPC4367JET256E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC4367JET256E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC4367JET256E reliable?
The price and inventory of LPC4367JET256E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC4367JET256E is usually 5 days.
3.What payment methods are accepted for LPC4367JET256E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC4367JET256E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC4367JET256E?
LPC4367JET256E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC4367JET256E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC4367JET256E?
For technical support, including LPC4367JET256E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC4367JET256E requirements.
6.How does Aetrix verify that LPC4367JET256E is sourced from the original manufacturer or authorized distributors?
All LPC4367JET256E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC4367JET256E meets industry standards.
7.What is the process for return or replacement of LPC4367JET256E?
All LPC4367JET256E units undergo pre-shipment inspection (PSI). If there is an issue with LPC4367JET256E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC4367JET256E part is unused and in its original packaging.
Return procedure for LPC4367JET256E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC4367JET256E Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
