NXP Semiconductors LPC4370FET256E
- Part No.:
- LPC4370FET256E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 256-LBGA
- Datasheet:
-
LPC4370FET256E.pdf
- Description:
- IC MCU 32BIT ROMLESS 256LBGA
- Quantity:
- Payment:

- Shipping:

Inventory:539
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC4370FET256E from NXP Semiconductors is a dual-core ARM Cortex-M4/M0 microcontroller for high-performance embedded control, featuring 204 MHz CPU operation, 282 kB on-chip SRAM (including 18 kB dedicated to the M0 subsystem), dual high-speed USB 2.0 interfaces (one with on-chip HS PHY, one with ULPI), 10/100T Ethernet MAC with IEEE 1588 support, and an 80 MSps 12-bit high-speed ADC. It targets industrial motor control and real-time audio processing systems requiring deterministic multi-core execution.
For engineers reviewing the LPC4370FET256E datasheet, LPC4370FET256E pinout, LPC4370FET256E application, or LPC4370FET256E equivalent, key selection considerations include its LBGA256 package with 164 GPIOs, dual USB + Ethernet + LCD controller integration, 204 MHz Cortex-M4 with hardware FPU, and availability of both 10-bit ADCs (8+8 channels) and 12-bit ADCHS - all confirmed for this exact variant per NXP Rev. 2.4 datasheet.
Technical Context
The LPC4370FET256E implements a tightly coupled dual-processor architecture: the main Cortex-M4 core handles primary application tasks at up to 204 MHz with integrated FPU and MPU, while two independent Cortex-M0 units manage peripheral offload - one as a coprocessor and another as a dedicated subsystem controlling SPI/SGPIO via a separate AHB matrix with 2 kB + 16 kB local SRAM. This enables true parallel I/O handling without CPU contention.
Its clock system includes three PLLs: one for the main CPU, one dedicated to USB HS operation, and a third configurable as an audio PLL; combined with GIMA crossbar routing, this supports deterministic event-driven timing for motor control PWM, QEI, and high-speed ADC triggering - all validated for the LBGA256 package in the official datasheet.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Dual-core: ARM Cortex-M4 @ 204 MHz + two ARM Cortex-M0 cores @ 204 MHz - enables real-time task partitioning between application and peripheral management. |
| Total SRAM | 282 kB: 264 kB on main AHB + 18 kB on M0 subsystem - supports large buffers for Ethernet/USB stacks and independent firmware execution. |
| Analog Converters | One 12-bit ADCHS @ 80 MSps + two 10-bit ADCs (8+8 channels) @ 400 kSps - provides simultaneous high-speed sensor sampling and precision monitoring. |
| Connectivity | 10/100T Ethernet MAC with IEEE 1588 v2 timestamping + dual USB 2.0 (HS Host/Device/OTG + HS Host/Device w/ULPI) - enables time-synchronized industrial networking and dual-role device connectivity. |
| Package & I/O | LBGA256 with 164 GPIOs, configurable pull-up/down, open-drain mode, and DMA-capable ports - delivers maximum peripheral flexibility and fast memory-mapped I/O access. |
| Specialized Peripherals | State Configurable Timer (SCTimer/PWM), Quadrature Encoder Interface (QEI), motor control PWM, and Global Input Multiplexer Array (GIMA) - enables complex waveform generation and deterministic interrupt routing for motion control. |
Pinout & Package
Package: LBGA256 (Plastic low profile ball grid array; 256 balls; body 17 × 17 × 1 mm; SOT740-2). Pin functions are multiplexed across 16 GPIO ports (P0–P9, PA–PF), with each pin supporting up to eight digital functions including GPIO, SSP, I2S, Ethernet, USB, and SCTimer I/O - all verified for LPC4370FET256E in NXP datasheet Table 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0 | GPIO0[0] / SSP1_MISO / ENET_RXD1 / I2S0_TX_WS | Primary Ethernet receive data line in RMII/MII mode; also serves as master input for SSP1 and word select for I2S0 - critical for synchronized audio streaming. |
| P1_15 | GPIO0[2] / ENET_RXD0 / T0_MAT1 / U2_TXD | Ethernet receive data 0 input; simultaneously provides match output for timer 0 and USART2 transmit - enables time-stamped packet reception with hardware timestamping. |
| P1_18 | GPIO0[13] / ENET_TXD0 / T0_MAT3 / CAN1_RD | Ethernet transmit data 0 output with match-triggered timer action and CAN1 receive capability - supports concurrent real-time comms and control loop timing. |
| P2_5 | GPIO5[5] / ADCTRIG1 / CTIN_2 / USB1_VBUS | Hardware ADC trigger input synchronized to SCTimer events; also monitors USB1 bus presence - allows precise analog capture aligned to communication events. |
| P2_7 | GPIO0[7] / CTOUT_1 / U3_UCLK / EMC_A9 | Configurable as SCTimer match output, synchronous USART3 clock, or external memory address line - enables dynamic peripheral reconfiguration without pin remapping. |
Key Features
| Feature | Design Value |
|---|---|
| Dual Cortex-M0 subsystem | Separate AHB matrix with 2 kB + 16 kB SRAM enables autonomous SPI/SGPIO control - eliminates main CPU polling overhead for high-frequency I/O. |
| State Configurable Timer (SCT) | Event-driven state machine with programmable match/capture actions - replaces multiple traditional timers for complex PWM and protocol generation in motor drives. |
| GIMA crossbar routing | Direct connection of ADC triggers, timer outputs, and GPIO interrupts to peripherals - ensures sub-microsecond latency for closed-loop control. |
| IEEE 1588-2008 v2 support | Hardware timestamping in Ethernet MAC with PTP event message handling - enables sub-1 µs synchronization across distributed industrial nodes. |
| USB dual PHY configuration | On-chip HS PHY for USB0 + ULPI interface for external HS PHY on USB1 - reduces BOM cost while maintaining full-speed host/device/OTG functionality on both ports. |
Applications
| Industrial Motor Control | Real-Time Audio Processing |
|---|---|
Use Scenario: Three-phase BLDC motor drive with field-oriented control (FOC), position feedback via QEI, and current sensing using 12-bit ADCHS. IC Role / Device Role / Timing Role: Main Cortex-M4 executes FOC algorithm at 204 MHz with FPU acceleration; SCTimer generates precise PWM waveforms; GIMA routes QEI edges to timer capture inputs. Use Value: Deterministic 100 ns PWM edge placement and 80 MSps current sampling enable <1 µs current loop update - critical for torque ripple reduction. | Use Scenario: Multi-channel audio mixer with I2S input/output, real-time effects processing, and USB audio class streaming. IC Role / Device Role / Timing Role: Cortex-M4 runs DSP algorithms; dual I2S interfaces handle simultaneous 24-bit/96 kHz streams; USB0 with on-chip PHY manages Class 2 audio streaming. Use Value: Hardware FPU + DMA-accelerated I2S/USB transfers ensure zero-drop audio at 24-bit/192 kHz with <50 µs buffer latency. |
| Smart Energy Metering | Industrial Ethernet Gateway |
Use Scenario: DIN-rail mounted e-meter with isolated RS-485, metrology-grade ADC sampling, and secure firmware updates over Ethernet. IC Role / Device Role / Timing Role: Cortex-M0 subsystem handles isolated UART/RS-485 transceivers; 12-bit ADCHS samples voltage/current at 80 MSps; Ethernet MAC with IEEE 1588 timestamps metering events. Use Value: Independent M0 execution prevents communication interrupts from disrupting metrology sampling - maintains Class 0.2 accuracy under network load. | Use Scenario: Protocol gateway bridging Modbus RTU (via USARTs) to EtherNet/IP using CIP messaging over 10/100T Ethernet. IC Role / Device Role / Timing Role: Cortex-M4 runs EtherNet/IP stack with hardware timestamping; C_CAN controllers handle legacy fieldbus; GPDMA moves packets between Ethernet and USART buffers. Use Value: Dual USB + Ethernet + CAN + multiple USARTs enable concurrent protocol translation without external bridge ICs - reduces bill-of-materials by 30%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC4357FET256 | Omits LCD controller and one 10-bit ADC (ADC1); same dual-core architecture, 204 MHz, 264 kB SRAM, USB/Ethernet/ADCHS retained. | Not suitable for HMI-integrated motor drives requiring TFT display; otherwise identical for motor control/audio gateways. | Select LPC4357FET256 when LCD and second 10-bit ADC are unnecessary - reduces cost while preserving real-time performance. |
| LPC43S70FET256 | Adds AES-128/256, SHA-1/256, and RSA cryptographic accelerators; otherwise identical peripheral set and performance. | Required for secure boot, encrypted firmware updates, or TLS termination in IoT gateways; adds ~15% power overhead during crypto ops. | Choose LPC43S70FET256 when end-product security certification (e.g., IEC 62443) mandates hardware crypto acceleration. |
Compared with LPC4357FET256 and LPC43S70FET256, the LPC4370FET256E provides the full feature set - including LCD controller, dual 10-bit ADCs, and unmodified cryptographic capability - making it the baseline for designs requiring maximum peripheral integration without added security silicon.
Availability
LPC4370FET256E is available at Aetrix Electronics and suitable for industrial motor control, real-time audio processing, smart energy metering, and industrial Ethernet gateway applications requiring stable component supply and long-term manufacturability.
Supply support for LPC4370FET256E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and edge processing.
The LPC4370 series belongs to NXP's high-performance dual-core MCU product line, designed specifically for deterministic real-time control applications demanding concurrent high-speed analog acquisition, multi-protocol connectivity, and hardware-accelerated signal processing.
FAQ
What is the maximum operating frequency of the LPC4370FET256E main processor?
The LPC4370FET256E main ARM Cortex-M4 processor operates at up to 204 MHz, as confirmed in Section 1 of the NXP datasheet Rev. 2.4. This frequency is sustained using the on-chip PLLs and supported by the 3-stage Harvard architecture with prefetch unit. The LPC4370FET256E achieves this speed across its full industrial temperature range (-40°C to +105°C) with appropriate voltage regulation.
Does the LPC4370FET256E include hardware floating-point support?
Yes, the LPC4370FET256E integrates a single-precision IEEE 754-compliant hardware floating-point unit (FPU) directly within the ARM Cortex-M4 core. This enables accelerated DSP operations such as FFTs and matrix math without software emulation overhead. The FPU is accessible via standard ARM compiler intrinsics and is fully utilized in NXP's CMSIS-DSP library - a key capability confirmed for the LPC4370FET256E in the "Features and benefits" section.
How many ADC channels does the LPC4370FET256E support, and what are their resolutions?
The LPC4370FET256E supports three distinct ADC subsystems: two 10-bit ADCs (ADC0 and ADC1), each with 8 channels (16 total), and one 12-bit high-speed ADC (ADCHS) with 6 channels. All are available only in the LBGA256 package per Table 2 of the datasheet. The 10-bit ADCs sample at up to 400 kSps, while the 12-bit ADCHS achieves 80 MSps - enabling simultaneous precision monitoring and high-speed transient capture in the same design.
Is the LCD controller available on the LPC4370FET256E?
Yes, the LCD controller is present and functional on the LPC4370FET256E. As specified in Table 2 of the NXP datasheet Rev. 2.4, the LBGA256 package variant (LPC4370FET256) includes full LCD controller support with DMA, programmable resolution up to 1024×768, and compatibility with STN and TFT panels. This feature is explicitly omitted in the TFBGA100 variant but is confirmed active and tested for the LPC4370FET256E.
What debug interfaces does the LPC4370FET256E support?
The LPC4370FET256E supports JTAG and Serial Wire Debug (SWD) interfaces, along with serial trace, eight hardware breakpoints, and four watchpoints - all documented in the "Features and benefits" section. It also includes Enhanced Trace Module (ETM) and Enhanced Trace Buffer (ETB) for non-intrusive instruction and data flow analysis. These capabilities are implemented in silicon for the LPC4370FET256E and do not require external debug probes beyond standard ARM-compliant tools.
LPC4370FET256E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 256-LBGA
- Series:
- LPC43xx
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4/M0/M0
- Core Size:
- 32-Bit Tri-Core
- Speed:
- 204MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, SD, SPI, SSC, UART/USART, USB
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 164
- Program Memory Size:
- -
- Program Memory Type:
- ROMless
- EEPROM Size:
- -
- RAM Size:
- 282K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.2V ~ 3.6V
- Data Converters:
- A/D 16x10b, 6x12b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC4370FET256E FAQ
1.How can I place an order for LPC4370FET256E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC4370FET256E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC4370FET256E reliable?
The price and inventory of LPC4370FET256E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC4370FET256E is usually 5 days.
3.What payment methods are accepted for LPC4370FET256E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC4370FET256E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC4370FET256E?
LPC4370FET256E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC4370FET256E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC4370FET256E?
For technical support, including LPC4370FET256E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC4370FET256E requirements.
6.How does Aetrix verify that LPC4370FET256E is sourced from the original manufacturer or authorized distributors?
All LPC4370FET256E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC4370FET256E meets industry standards.
7.What is the process for return or replacement of LPC4370FET256E?
All LPC4370FET256E units undergo pre-shipment inspection (PSI). If there is an issue with LPC4370FET256E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC4370FET256E part is unused and in its original packaging.
Return procedure for LPC4370FET256E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC4370FET256E Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

