My Inquiry
My Account
NXP Semiconductors LPC43S20FET180E
- Part No.:
- LPC43S20FET180E
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 180-TFBGA
- Datasheet:
-
LPC43S20FET180E.pdf
- Description:
- IC MCU 32BIT ROMLESS 180TFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:2,674
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LPC43S20FET180E from NXP Semiconductors is a flashless dual-core ARM Cortex-M4/M0 microcontroller operating at up to 204 MHz, featuring 200 kB SRAM, AES encryption engine, Ethernet MAC with IEEE 1588 support, and 118 GPIO pins in a TFBGA180 package - deployed in industrial control gateways requiring secure boot and deterministic real-time I/O handling.
For engineers reviewing the LPC43S20FET180E datasheet, LPC43S20FET180E pinout, LPC43S20FET180E application, or LPC43S20FET180E equivalent, key selection criteria include absence of on-chip flash (requiring external SPIFI boot), lack of LCD and USB0/USB1 interfaces, presence of Ethernet and C_CAN controllers, and TFBGA180 pin compatibility within the LPC43Sx0 family.
Technical Context
The LPC43S20FET180E integrates an ARM Cortex-M4 core with hardware FPU and MPU alongside a fully independent Cortex-M0 coprocessor, enabling asymmetric multiprocessing for real-time task offloading. Its memory subsystem includes eight SRAM blocks (total 200 kB), two banks of OTP memory for AES key storage, and 64 kB ROM hosting boot code and driver APIs.
Peripherals are routed via a multilayer AHB matrix with GIMA crossbar for flexible event routing. The device supports IEEE 1588-2008 v2 timestamping through its Ethernet MAC, uses a dedicated PLL for Ethernet clocking, and implements security via ROM-based AES API with DMA-accelerated encryption/decryption of boot images and runtime data.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual-core: ARM Cortex-M4 @ 204 MHz + Cortex-M0 @ 204 MHz, independently clocked and debuggable. |
| SRAM | 200 kB total across multiple AHB-accessible blocks; two blocks support individual power-down for low-power operation. |
| Ethernet Interface | 10/100T MAC with RMII/MII, DMA support, and IEEE 1588-2008 v2 timestamping - enables precision time-synchronized industrial networking. |
| Security Engine | AES-128/256 engine with DMA support and ROM-based API; one OTP bank stores encrypted boot image keys. |
| Analog Peripherals | Two 10-bit ADCs (8 channels each, 400 kSamples/s), one 10-bit DAC (400 kSamples/s) - suitable for sensor acquisition and control loop feedback. |
| Digital Interfaces | Two C_CAN 2.0B controllers, Quad SPI Flash Interface (SPIFI) up to 52 MB/s, four UART/USARTs, two SSPs, I2C, I2S, SCTimer/PWM, QEI, and GIMA crossbar. |
| Power Supply | Single 3.3 V supply (2.2–3.6 V); RTC domain supports separate 3 V battery backup with 256 B retention RAM. |
Pinout & Package
Package: TFBGA180 (Thin Fine-Pitch Ball Grid Array), 180-ball, 12 mm × 12 mm × 0.7 mm body, 0.65 mm ball pitch, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P0_0 | GPIO / SSP1_MISO / ENET_RXD1 / I2S0_TX_WS | Multi-function digital pin supporting Ethernet receive data (RMII/MII), SPI slave input, or I2S word select - configurable via SCU registers. |
| P1_15 | GPIO / ENET_RXD0 / T0_MAT1 / USART2_TX | Primary Ethernet receive data line (RMII/MII), also serves as timer match output or UART transmit - critical for deterministic network timing. |
| P1_16 | GPIO / ENET_CRS / ENET_RX_DV / T0_MAT0 | Carrier sense and receive data valid signals for RMII/MII; essential for Ethernet frame boundary detection and PHY synchronization. |
| P1_18 | GPIO / ENET_TXD0 / T0_MAT3 / CAN1_TD | Ethernet transmit data line (RMII/MII) with concurrent CAN1 transmit capability - enables coexistence of industrial fieldbus and IP networks. |
| P1_19 | ENET_TX_CLK / SSP1_SCK / CLKOUT / I2S0_RX_MCLK | Configurable clock output: Ethernet reference clock (RMII), SPI serial clock, or I2S master clock - supports synchronous peripheral timing alignment. |
| P2_0 | GPIO / USART0_TX / EMC_A13 / USB0_PPWR | UART0 transmit with external memory address and USB VBUS drive control - used for debug console and power management coordination. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core asymmetric processing | Cortex-M4 handles application logic and signal processing; Cortex-M0 manages real-time I/O, communication stacks, or safety monitoring - no shared cache or bus contention. |
| Secure boot architecture | AES engine decrypts boot image using keys stored in OTP; ROM API enforces authenticated execution - prevents unauthorized firmware loading. |
| IEEE 1588-2008 v2 support | Hardware timestamping in Ethernet MAC enables sub-microsecond synchronization for distributed control systems and power grid automation. |
| Configurable peripheral routing | GIMA crossbar allows dynamic assignment of GPIO, timer, ADC, and SCTimer events - eliminates fixed signal path limitations in complex I/O designs. |
| Low-power operation modes | Four reduced-power states (Sleep, Deep-sleep, Power-down, Deep power-down) with wake-up from RTC, GPIO, or Ethernet events - extends battery life in remote nodes. |
Applications
| Industrial Control Gateway | Energy Metering Node |
|---|---|
|
Use Scenario: Aggregating Modbus RTU, CANopen, and Ethernet/IP traffic in factory-floor PLC edge devices. IC Role / Device Role / Timing Role: LPC43S20FET180E acts as protocol translator and real-time scheduler - Cortex-M0 handles CAN/CANopen stack while Cortex-M4 runs EtherNet/IP stack and application logic. Use Value: Dual-core isolation ensures deterministic response to fieldbus interrupts without Ethernet stack jitter; IEEE 1588 enables synchronized sampling across distributed meters. |
Use Scenario: Smart electricity meter with tariff switching, tamper detection, and DLMS/COSEM over TCP/IP. IC Role / Device Role / Timing Role: Secure boot and AES engine protect firmware and billing data; RTC with battery backup maintains accurate time during mains failure. Use Value: OTP-stored keys prevent cloning; 200 kB SRAM accommodates dual-metering firmware partitions and secure crypto buffers. |
| Automotive Diagnostic Tool | Building Automation Controller |
|
Use Scenario: Handheld OBD-II scanner supporting UDS, KWP2000, and DoIP protocols with Wi-Fi/Ethernet backhaul. IC Role / Device Role / Timing Role: Cortex-M4 executes DoIP stack and diagnostics UI; Cortex-M0 manages CAN FD physical layer timing and error recovery. Use Value: No internal flash simplifies certification by eliminating field-upgradable code storage; Ethernet MAC enables high-speed vehicle ECU reflashing. |
Use Scenario: BACnet/IP controller managing HVAC, lighting, and access control via RS-485 and Ethernet. IC Role / Device Role / Timing Role: SCTimer/PWM generates precise PWM for LED dimming and motor speed control; C_CAN interfaces with legacy BACnet MS/TP devices. Use Value: 118 GPIOs support mixed-voltage I/O for sensor inputs and relay drivers; SPIFI enables fast firmware updates from external QSPI flash. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core ARM microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LPC43S30FET180 | Same TFBGA180 package, 264 kB SRAM, adds LCD controller and USB0/USB1 interfaces - no AES engine. | Supports HMI display and USB device/host functions; lacks secure boot capability required for certified metering or medical use. | Select when display or USB connectivity outweighs security needs; not suitable for applications requiring encrypted boot. |
| LPC43S20FBD144 | LQFP144 package (144-pin), same 200 kB SRAM and peripheral set, but only 83 GPIOs and no Ethernet RMII pins. | Lower I/O count and missing RMII interface limit use to non-networked control applications or where MII is acceptable. | Choose for cost-sensitive, space-constrained designs without Ethernet PHY integration requirements. |
Compared with LPC43S30FET180 and LPC43S20FBD144, the LPC43S20FET180E uniquely balances Ethernet + CAN + security in a compact 180-ball BGA - making it optimal for secure, networked industrial edge nodes where flashless boot and deterministic dual-core scheduling are mandatory.
Availability
LPC43S20FET180E is available at Aetrix Electronics and suitable for industrial control gateways, energy metering nodes, automotive diagnostic tools, and building automation controllers requiring stable component supply and long-term lifecycle assurance.
Supply support for LPC43S20FET180E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in ARM-based microcontrollers and edge AI processing.
The LPC43S series targets high-reliability embedded systems demanding dual-core determinism, hardware security, and rich peripheral integration - particularly for industrial networking, smart grid, and automotive aftermarket domains.
FAQ
Does the LPC43S20FET180E include on-chip flash memory?
No, the LPC43S20FET180E is a flashless microcontroller. It relies on external memory via the Quad SPI Flash Interface (SPIFI) for program storage and boot execution. Boot code is loaded from external QSPI flash into internal SRAM using the 64 kB ROM-resident bootloader, which supports AES-decrypted images.
What Ethernet interfaces does the LPC43S20FET180E support?
The LPC43S20FET180E integrates a 10/100T Ethernet MAC with both RMII and MII interface support, including IEEE 1588-2008 v2 hardware timestamping. It does not include an integrated PHY - external PHY ICs (e.g., LAN8720A) must be used with RMII or MII signaling.
How many GPIO pins are available on the LPC43S20FET180E in TFBGA180 package?
The LPC43S20FET180E provides 118 GPIO pins in the TFBGA180 package. These are distributed across 16 ports (P0–P9, PA–PF), each supporting up to eight multiplexed functions including GPIO, UART, I2C, SPI, and Ethernet signals - all configurable via the System Configuration Unit (SCU).
Is the AES engine in the LPC43S20FET180E usable for runtime data encryption?
Yes, the AES engine supports both boot image decryption and runtime data encryption/decryption via DMA-accelerated operations. It is programmable through the ROM-based API and supports AES-128 and AES-256 in ECB, CBC, CTR, and CFB modes - with keys stored in OTP memory for secure key management.
What is the maximum CPU frequency supported by the LPC43S20FET180E?
The LPC43S20FET180E supports a maximum CPU frequency of 204 MHz for both the ARM Cortex-M4 and Cortex-M0 cores. This is achieved using internal PLLs - the main PLL drives the Cortex-M4, while a separate PLL can be configured for the Cortex-M0, enabling independent clock scaling for power optimization.
LPC43S20FET180E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 180-TFBGA
- Series:
- LPC43xx
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4/M0
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 204MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 118
- Program Memory Size:
- -
- Program Memory Type:
- ROMless
- EEPROM Size:
- -
- RAM Size:
- 264K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.2V ~ 3.6V
- Data Converters:
- A/D 8x10b; D/A 1x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LPC43S20FET180E FAQ
1.How can I place an order for LPC43S20FET180E through Aetrix?
Please submit a Request for Quotation (RFQ) for LPC43S20FET180E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LPC43S20FET180E reliable?
The price and inventory of LPC43S20FET180E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LPC43S20FET180E is usually 5 days.
3.What payment methods are accepted for LPC43S20FET180E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LPC43S20FET180E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LPC43S20FET180E?
LPC43S20FET180E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LPC43S20FET180E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LPC43S20FET180E?
For technical support, including LPC43S20FET180E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LPC43S20FET180E requirements.
6.How does Aetrix verify that LPC43S20FET180E is sourced from the original manufacturer or authorized distributors?
All LPC43S20FET180E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LPC43S20FET180E meets industry standards.
7.What is the process for return or replacement of LPC43S20FET180E?
All LPC43S20FET180E units undergo pre-shipment inspection (PSI). If there is an issue with LPC43S20FET180E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LPC43S20FET180E part is unused and in its original packaging.
Return procedure for LPC43S20FET180E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LPC43S20FET180E Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
